參數(shù)資料
型號: LTC2240CUP-10#PBF
廠商: Linear Technology
文件頁數(shù): 16/28頁
文件大小: 0K
描述: IC ADC 10BIT 170MSPS 64-QFN
標準包裝: 40
位數(shù): 10
采樣率(每秒): 170M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 638mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 64-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-QFN(9x9)
包裝: 管件
輸入數(shù)目和類型: 1 個差分,雙極
產(chǎn)品目錄頁面: 1349 (CN2011-ZH PDF)
LTC2240-10
23
224010fb
APPLICATIONS INFORMATION
some source termination to reduce ringing that may occur
even over a fraction of an inch is advisable. You must not
allow the clock to overshoot the supplies or performance
will suffer. Do not lter the clock signal with a narrow band
lter unless you have a sinusoidal clock source, as the
rise and fall time artifacts present in typical digital clock
signals will be translated into phase noise.
The lowest phase noise oscillators have single-ended
sinusoidal outputs, and for these devices the use of a
lter close to the ADC may be benecial. This lter should
be close to the ADC to both reduce roundtrip reection
times, as well as reduce the susceptibility of the traces
between the lter and the ADC. If the circuit is sensitive
to close-in phase noise, the power supply for oscillators
and any buffers must be very stable, or propagation de-
lay variation with supply will translate into phase noise.
Even though these clock sources may be regarded as
digital devices, do not operate them on a digital supply.
If your clock is also used to drive digital devices such as
an FPGA, you should locate the oscillator, and any clock
fan-out devices close to the ADC, and give the routing
to the ADC precedence. The clock signals to the FPGA
should have series termination at the driver to prevent
high frequency noise from the FPGA disturbing the sub-
strate of the clock fan-out device. If you use an FPGA as a
programmable divider, you must re-time the signal using
the original oscillator, and the re-timing ip-op as well
as the oscillator should be close to the ADC, and powered
with a very quiet supply.
For cases where there are multiple ADCs, or where the
clock source originates some distance away, differential
clock distribution is advisable. This is advisable both from
the perspective of EMI, but also to avoid receiving noise
from digital sources both radiated, as well as propagated in
the waveguides that exist between the layers of multilayer
PCBs. The differential pairs must be close together and
distanced from other signals. The differential pair should
be guarded on both sides with copper distanced at least
3x the distance between the traces, and grounded with
vias no more than 1/4 inch apart.
相關(guān)PDF資料
PDF描述
VI-26K-MX-F2 CONVERTER MOD DC/DC 40V 75W
VI-26J-MX-F4 CONVERTER MOD DC/DC 36V 75W
VI-26N-MX-F3 CONVERTER MOD DC/DC 18.5V 75W
VE-B0F-MY CONVERTER MOD DC/DC 72V 50W
ADM5170APZ-REEL IC TXRX RS232/423 OCTAL 28-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2240CUP-10-TR 制造商:LINER 制造商全稱:Linear Technology 功能描述:10-Bit, 170Msps ADC
LTC2240CUP-10-TRPBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:10-Bit, 170Msps ADC
LTC2240CUP-12 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 170Msps ADC
LTC2240CUP-12#PBF 功能描述:IC ADC 12BIT 170MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
LTC2240CUP-12#TRPBF 功能描述:IC ADC 12BIT 170MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極