- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10064 > LTC2221CUP#PBF (Linear Technology)IC ADC 12-BIT 135MSPS 64-QFN PDF資料下載
參數(shù)資料
| 型號： | LTC2221CUP#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12-BIT 135MSPS 64-QFN |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 135M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 931mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-QFN（9x9） |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，雙極; 1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC2220/LTC2221
22
22201fa
Other voltage ranges in between the pin selectable ranges
can be programmed with two external resistors as shown
in Figure 10. An external reference can be used by applying
its output directly or through a resistor divider to SENSE.
It is not recommended to drive the SENSE pin with a logic
device. The SENSE pin should be tied to the appropriate
level as close to the converter as possible. If the SENSE pin
is driven externally, it should be bypassed to ground as
close to the device as possible with a 1
F ceramic capacitor.
2. Use as large an amplitude as possible; if transformer
coupled use a higher turns ratio to increase the amplitude.
3. If the ADC is clocked with a sinusoidal signal, filter the
encode signal to reduce wideband noise.
4. Balance the capacitance and series resistance at both
encode inputs so that any coupled noise will appear at both
inputs as common mode noise. The encode inputs have a
common mode range of 1.1V to 2.5V. Each input may be
driven from ground to VDD for single-ended drive.
APPLICATIO S I FOR ATIO
WU
UU
VDD
LTC2220/LTC2221
22201 F11
VDD
ENC–
ENC+
1.6V BIAS
1:4
0.1
F
CLOCK
INPUT
50
6k
TO INTERNAL
ADC CIRCUITS
Figure 11. Transformer Driven ENC+/ENC–
VCM
SENSE
1.6V
0.8V
2.2
F
12k
1
F
12k
22201 F10
LTC2220/
LTC2221
Figure 10. 1.6V Range ADC
Input Range
The input range can be set based on the application. The
2V input range will provide the best signal-to-noise perfor-
mance while maintaining excellent SFDR. The 1V input
range will have better SFDR performance, but the SNR will
degrade by 5dB. See the Typical Performance Character-
istics section.
Driving the Encode Inputs
The noise performance of the LTC2220/LTC2221 can
depend on the encode signal quality as much as on the
analog input. The ENC+/ENC– inputs are intended to be
driven differentially, primarily for noise immunity from
common mode noise sources. Each input is biased through
a 6k resistor to a 1.6V bias. The bias resistors set the DC
operating point for transformer coupled drive circuits and
can set the logic threshold for single-ended drive circuits.
Any noise present on the encode signal will result in
additional aperture jitter that will be RMS summed with the
inherent ADC aperture jitter.
In applications where jitter is critical (high input frequen-
cies) take the following into consideration:
1. Differential drive should be used.
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC2220/LTC2221 is
170Msps (LTC2220) and 135Msps (LTC2221). For the
ADC to operate properly, the encode signal should have a
50% (
±5%) duty cycle. Each half cycle must have at least
2.8ns (LTC2220) or 3.5ns (LTC2221) for the ADC internal
circuitry to have enough settling time for proper operation.
Achieving a precise 50% duty cycle is easy with differential
sinusoidal drive using a transformer or using symmetric
differential logic such as PECL or LVDS.
An optional clock duty cycle stabilizer circuit can be used
if the input clock has a non 50% duty cycle. This circuit
uses the rising edge of the ENC+ pin to sample the analog
input. The falling edge of ENC+ is ignored and the internal
falling edge is generated by a phase-locked loop. The input
clock duty cycle can vary from 30% to 70% and the clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467E17A26SB | CONN PLUG 26POS STRAIGHT W/SCKT |
| MS27473T24A61PD | CONN PLUG 61POS STRAIGHT W/PINS |
| AD7872KRZ-REEL | IC ADC 14BIT SAMPLING 16SOIC |
| MS27473T24A61PC | CONN PLUG 61POS STRAIGHT W/PINS |
| AD7872BRZ-REEL | IC ADC 14BIT SAMPLING 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2221IUP | 制造商:Linear Technology 功能描述:ADC Single Pipelined 135Msps 12-bit Parallel 64-Pin QFN EP |
| LTC2221IUP#PBF | 功能描述:IC ADC 12-BIT 135MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2221IUP#TRPBF | 功能描述:IC ADC 12-BIT 135MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| LTC2222 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit,105Msps/80Msps ADCs |
| LTC2222-11 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:11-Bit, 105Msps ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。