- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377720 > LTC2221 (Linear Technology Corporation) 14-Bit, 125/105Msps Low Power 3V ADCs PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC2221 |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 14-Bit, 125/105Msps Low Power 3V ADCs |
| 中文描述： | 14位，125/105Msps低功耗3V的模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 14/24頁 |
| 文件大?。?/td> | 608K |
| 代理商： | LTC2221 |
LTC2255/LTC2254
14
22554f
Input Drive Impedance
As with all high performance, high speed ADCs, the
dynamic performance of the LTC2255/LTC2254 can be
influenced by the input drive circuitry, particularly the
second and third harmonics. Source impedance and reac-
tance can influence SFDR. At the falling edge of CLK, the
sample-and-hold circuit will connect the 3.5pF sampling
capacitor to the input pin and start the sampling period.
The sampling period ends when CLK rises, holding the
sampled input on the sampling capacitor. Ideally the input
circuitry should be fast enough to fully charge
the sampling capacitor during the sampling period
1/(2F
ENCODE
); however, this is not always possible and the
incomplete settling may degrade the SFDR. The sampling
glitch has been designed to be as linear as possible to
minimize the effects of incomplete settling.
For the best performance, it is recommended to have a
source impedance of 100
or less for each input. The
source impedance should be matched for the differential
inputs. Poor matching will result in higher even order
harmonics, especially the second.
Input Drive Circuits
Figure 3 shows the LTC2255/LTC2254 being driven by an
RF transformer with a center tapped secondary. The
secondary center tap is DC biased with V
CM
, setting the
ADC input signal at its optimum DC level. Terminating on
the transformer secondary is desirable, as this provides a
common mode path for charging glitches caused by the
sample and hold. Figure 3 shows a 1:1 turns ratio trans-
former. Other turns ratios can be used if the source
impedance seen by the ADC does not exceed 100
for
each ADC input. A disadvantage of using a transformer is
the loss of low frequency response. Most small RF trans-
formers have poor performance at frequencies below
1MHz.
Figure 4 demonstrates the use of a differential amplifier to
convert a single ended input signal into a differential input
signal. The advantage of this method is that it provides low
frequency input response; however, the limited gain band-
width of most op amps will limit the SFDR at high input
frequencies.
APPLICATIOU
W
U
U
Figure 5. Single-Ended Drive
Figure 5 shows a single-ended input circuit. The imped-
ance seen by the analog inputs should be matched. This
circuit is not recommended if low distortion is required.
The 25
resistors and 12pF capacitor on the analog inputs
serve two purposes: isolating the drive circuitry from the
sample-and-hold charging glitches and limiting the
wideband noise at the converter input.
Figure 3. Single-Ended to Differential Conversion
Using a Transformer
Figure 4. Differential Drive with an Amplifier
25
25
25
25
0.1
μ
F
A
IN+
A
IN–
12pF
2.2
μ
F
V
CM
LTC2255/
LTC2254
ANALOG
INPUT
0.1
μ
F
T1
1:1
T1 = MA/COM ETC1-1T
RESISTORS, CAPACITORS
ARE 0402 PACKAGE SIZE
22554 F03
25
25
12pF
2.2
μ
F
V
CM
LTC2255/
LTC2254
22554 F04
–
–
+
+
CM
ANALOG
INPUT
HIGH SPEED
DIFFERENTIAL
AMPLIFIER
A
IN+
A
IN–
25
0.1
μ
F
ANALOG
INPUT
V
CM
A
IN
+
A
IN
–
1k
12pF
224876 F05
2.2
μ
F
1k
25
0.1
μ
F
LTC2255/
LTC2254
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2222 | Hex Schmitt-Trigger Inverter 14-SOIC -40 to 85 |
| LTC2223 | 14-Bit, 125/105Msps Low Power 3V ADCs |
| LTC2246 | 16-Bit Buffer/Driver With 3-State Outputs 48-SSOP -40 to 85 |
| LTC2247 | 16-Bit Buffer/Driver With 3-State Outputs 48-SSOP -40 to 85 |
| LTC2248 | 16-Bit Buffer/Driver With 3-State Outputs 48-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2221CUP#PBF | 功能描述:IC ADC 12-BIT 135MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| LTC2221CUP#TRPBF | 功能描述:IC ADC 12-BIT 135MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| LTC2221IUP | 制造商:Linear Technology 功能描述:ADC Single Pipelined 135Msps 12-bit Parallel 64-Pin QFN EP |
| LTC2221IUP#PBF | 功能描述:IC ADC 12-BIT 135MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| LTC2221IUP#TRPBF | 功能描述:IC ADC 12-BIT 135MSPS 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。