- 您現(xiàn)在的位置：買賣IC網 > PDF目錄39412 > LTC2170CUKG-12#TRPBF (LINEAR TECHNOLOGY CORP) 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 PDF資料下載
參數資料
| 型號： | LTC2170CUKG-12#TRPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| 封裝： | 7 X 8 MM, LEAD FREE, PLASTIC, QFN-52 |
| 文件頁數： | 32/34頁 |
| 文件大小： | 1304K |
| 代理商： | LTC2170CUKG-12#TRPBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁
LTC2172-12/
LTC2171-12/LTC2170-12
7
21721012fb
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Digital Data Outputs (RTERM = 100Ω Differential, CL = 2pF to GND on Each Output)
tSER
Serial Data Bit Period
2-Lanes, 16-Bit Serialization
2-Lanes, 14-Bit Serialization
2-Lanes, 12-Bit Serialization
1-Lane, 16-Bit Serialization
1-Lane, 14-Bit Serialization
1-Lane, 12-Bit Serialization
1 / (8 fS)
1 / (7 fS)
1 / (6 fS)
1 / (16 fS)
1 / (14 fS)
1 / (12 fS)
s
tFRAME
FR to DCO Delay
(Note 8)
l
0.35 tSER
0.5 tSER
0.65 tSER
s
tDATA
DATA to DCO Delay
(Note 8)
l
0.35 tSER
0.5 tSER
0.65 tSER
s
tPD
Propagation Delay
(Note 8)
l
0.7n + 2 tSER 1.1n + 2 tSER 1.5n + 2 tSER
s
tR
Output Rise Time
Data, DCO, FR, 20% to 80%
0.17
ns
tF
Output Fall Time
Data, DCO, FR, 20% to 80%
0.17
ns
DCO Cycle-to-Cycle Jitter tSER = 1ns
60
psP-P
Pipeline Latency
6
Cycles
SPI Port Timing (Note 8)
tSCK
SCK Period
Write Mode
Readback Mode, CSDO = 20pF, RPULLUP = 2k
l
40
250
ns
tS
CS to SCK Set-Up Time
l
5
ns
tH
SCK to CS Set-Up Time
l
5
ns
tDS
SDI Set-Up Time
l
5
ns
tDH
SDI Hold Time
l
5
ns
tDO
SCK Falling to SDO Valid
Readback Mode
CSDO = 20pF, RPULLUP = 2k
l
125
ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to GND with GND and OGND
shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above VDD without latchup.
Note 4: When these pin voltages are taken below GND they will be
clamped by internal diodes. When these pin voltages are taken above VDD
they will not be clamped by internal diodes. This product can handle input
currents of greater than 100mA below GND without latchup.
Note 5: VDD = OVDD = 1.8V, fSAMPLE = 65MHz (LTC2172),
40MHz (LTC2171), or 25MHz (LTC2170), 2-lane output mode, differential
ENC+/ENC– = 2VP-P sine wave, input range = 2VP-P with differential drive,
unless otherwise noted.
Note 6: Integral nonlinearity is defined as the deviation of a code from a
best fit straight line to the transfer curve. The deviation is measured from
the center of the quantization band.
Note 7: Offset error is the offset voltage measured from –0.5 LSB when
the output code flickers between 0000 0000 0000 and 1111 1111 1111 in
2’s complement output mode.
Note 8: Guaranteed by design, not subject to test.
Note 9: VDD = OVDD = 1.8V, fSAMPLE = 65MHz (LTC2172), 40MHz
(LTC2171), or 25MHz (LTC2170), 2-lane output mode, ENC+ = single-
ended 1.8V square wave, ENC– = 0V, input range = 2VP-P with differential
drive, unless otherwise noted. The supply current and power dissipation
specifications are totals for the entire chip, not per channel.
Note 10: Recommended operating conditions.
Note 11: The maximum sampling frequency depends on the speed grade
of the part and also which serialization mode is used. The maximum serial
data rate is 1000Mbps, so tSER must be greater than or equal to 1ns.
Note 12: Near-channel crosstalk refers to Ch. 1 to Ch.2, and Ch.3 to Ch.4.
Far-channel crosstalk refers to Ch.1 to Ch.3, Ch.1 to Ch.4, Ch.2 to Ch.3, and
Ch.2 to Ch.4.
TiMing characTerisTics The
l
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 5)
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2170IUKG-12#PBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2171CUKG-12#TRPBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2171IUKG-12#TRPBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2172CUKG-12#PBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2170CUKG-12#PBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2170CUKG-14#PBF | 功能描述:IC ADC 14BIT SER/PAR 25M 52-QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯(lián) 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| LTC2170CUKG-14#PBF | 制造商:Linear Technology 功能描述:IC ADC 14BIT 25MSPS QFN-52 |
| LTC2170CUKG-14#TRPBF | 功能描述:IC ADC 14BIT SER/PAR 40M 52-QFN RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯(lián) 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
| LTC2170CUKG-14PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 65Msps/40Msps/25Msps Low Power Quad ADCs |
| LTC2170CUKG-14TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 65Msps/40Msps/25Msps Low Power Quad ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復。