- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39412 > LTC2170CUKG-12#PBF (LINEAR TECHNOLOGY CORP) 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 PDF資料下載
參數(shù)資料
| 型號： | LTC2170CUKG-12#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| 封裝： | 7 X 8 MM, LEAD FREE, PLASTIC, QFN-52 |
| 文件頁數(shù)： | 17/34頁 |
| 文件大?。?/td> | 1304K |
| 代理商： | LTC2170CUKG-12#PBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC2172-12/
LTC2171-12/LTC2170-12
24
21721012fb
applicaTions inForMaTion
By default the outputs are standard LVDS levels: a 3.5mA
output current and a 1.25V output common mode volt-
age. An external 100 differential termination resistor
is required for each LVDS output pair. The termination
resistors should be located as close as possible to the
LVDS receiver.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground.
Programmable LVDS Output Current
Thedefaultoutputdrivercurrentis3.5mA.Thiscurrentcan
be adjusted by control register A2 in serial programming
mode.Availablecurrentlevelsare1.75mA,2.1mA,2.5mA,
3mA, 3.5mA, 4mA and 4.5mA. In parallel programming
mode the SCK pin can select either 3.5mA or 1.75mA.
Optional LVDS Driver Internal Termination
In most cases, using just an external 100 termination
resistor will give excellent LVDS signal integrity. In addi-
tion, an optional internal 100 termination resistor can
be enabled by serially programming mode control register
A2. The internal termination helps absorb any reflections
caused by imperfect termination at the receiver. When the
internal termination is enabled, the output driver current
is doubled to maintain the same output voltage swing. In
parallel programming mode the SDO pin enables internal
termination. Internal termination should only be used with
1.75mA, 2.1mA or 2.5mA LVDS output current modes.
Table 1. Maximum Sampling Frequency for All Serialization Modes. Note That These Limits Are for the LTC2172-12. The Sampling
Frequency for the Slower Speed Grades Cannot Exceed 40MHz (LTC2171-12) or 25MHz (LTC2170-12).
SERIALIZATION MODE
MAXIMUM SAMPLING
FREQUENCY, fS (MHz)
DCO FREQUENCY
FR FREQUENCY
SERIAL DATA RATE
2-Lane
16-Bit Serialization
65
4 fS
fS
8 fS
2-Lane
14-Bit Serialization
65
3.5 fS
0.5 fS
7 fS
2-Lane
12-Bit Serialization
65
3 fS
fS
6 fS
1-Lane
16-Bit Serialization
62.5
8 fS
fS
16 fS
1-Lane
14-Bit Serialization
65
7 fS
fS
14 fS
1-Lane
12-Bit Serialization
65
6 fS
fS
12 fS
DATA FORMAT
Table 2 shows the relationship between the analog input
voltage and the digital data output bits. By default the
output data format is offset binary. The 2’s complement
format can be selected by serially programming mode
control register A1.
In addition to the 12 data bits (D11 - D0), two additional
bits (DX and DY) are sent out in the 14-bit and 16-bit
serialization modes. These extra bits are to ensure com-
plete software compatibility with the 14-bit versions of
these A/Ds. During normal operation when the analog
inputs are not overranged, DX and DY are always logic 0.
When the analog inputs are overranged positive, DX and
DY become logic 1. When the analog inputs are over-
ranged negative, DX and DY become logic 0. DX and DY
can also be controlled by the digital output test pattern.
See the Timing Diagrams section for more information.
Table 2. Output Codes vs Input Voltage
AIN+ – AIN–
(2V RANGE)
D11-D0
(OFFSET BINARY)
D11-D0
(2’s COMPLEMENT)
DX, DY
>+1.000000V
+0.999512V
+0.999024V
1111 1111 1111
1111 1111 1110
0111 1111 1111
0111 1111 1110
11
00
+0.000488V
0.000000V
–0.000488V
–0.000976V
1000 0000 0001
1000 0000 0000
0111 1111 1111
0111 1111 1110
0000 0000 0001
0000 0000 0000
1111 1111 1111
1111 1111 1110
00
–0.999512V
–1.000000V
≤–1.000000V
0000 0000 0001
0000 0000 0000
1000 0000 0001
1000 0000 0000
00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2170IUKG-12#TRPBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2171CUKG-12#PBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2172IUKG-12#PBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2172IUKG-12#TRPBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
| LTC2171IUKG-12#PBF | 4-CH 12-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PQCC52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2170CUKG-12TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 65Msps/40Msps/25Msps Low Power Quad ADCs |
| LTC2170CUKG-14#PBF | 功能描述:IC ADC 14BIT SER/PAR 25M 52-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| LTC2170CUKG-14#PBF | 制造商:Linear Technology 功能描述:IC ADC 14BIT 25MSPS QFN-52 |
| LTC2170CUKG-14#TRPBF | 功能描述:IC ADC 14BIT SER/PAR 40M 52-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| LTC2170CUKG-14PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit, 65Msps/40Msps/25Msps Low Power Quad ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。