- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39411 > LTC2156CUP-14#PBF (LINEAR TECHNOLOGY CORP) 2-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 PDF資料下載
參數(shù)資料
| 型號： | LTC2156CUP-14#PBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 2-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| 封裝： | 9 X 9 MM, LEAD FREE, PLASTIC, MO-220WNJR-5, QFN-64 |
| 文件頁數(shù)： | 28/32頁 |
| 文件大小： | 647K |
| 代理商： | LTC2156CUP-14#PBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁
5
21576514f
LTC2157-14/
LTC2156-14/LTC2155-14
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
DIGITAL DATA OUTPUTS
VOD
Differential Output Voltage
100Ω Differential Load, 3.5mA Mode
100Ω Differential Load, 1.75mA Mode
l
247
125
350
175
454
250
mV
VOS
Common Mode Output Voltage
100Ω Differential Load, 3.5mA Mode
100Ω Differential Load, 1.75mA Mode
l
1.125
1.250
1.375
V
RTERM
On-Chip Termination Resistance
Termination Enabled, OVDD = 1.8V
100
Ω
DIGITAL INPUTS AND OUTPUTS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 5)
TIMING CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL
PARAMETER
CONDITIONS
LTC2157-14
LTC2156-14
LTC2155-14
UNITS
MIN
TYP
MAX
MIN
TYP
MAX
MIN
TYP
MAX
fS
Sampling Frequency
(Note 9)
l
10
250
10
210
10
170
MHz
tL
ENC Low Time (Note 8)
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
l
1.9
1.5
2
50
2.26
1.5
2.38
50
2.79
1.5
2.94
50
ns
tH
ENC High Time (Note 8)
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
l
1.9
1.5
2
50
2.26
1.5
2.38
50
2.79
1.5
2.94
50
ns
DIGITAL DATA OUTPUTS
SYMBOL
PARAMETER
CONDITIONS
LTC215X-14
MIN
TYP
MAX
UNITS
tD
ENC to Data Delay
CL = 5pF (Note 8)
l
1.7
2
2.3
ns
tC
ENC to CLKOUT Delay
CL = 5pF (Note 8)
l
1.3
1.6
2
ns
tSKEW
DATA to CLKOUT Skew
tD – tC (Note 8)
l
0.3
0.4
0.55
ns
Pipeline Latency
5
Cycles
SPI Port Timing (Note 8)
tSCK
SCK Period
Write Mode
Readback Mode CSDO= 20pF, RPULLUP = 2k
l
40
250
ns
tS
CS to SCK Set-Up Time
l
5ns
tH
SCK to CS Hold Time
l
5ns
tDS
SDI Set-Up Time
l
5ns
tDH
SDI Hold Time
l
5ns
tDO
SCK Falling to SDO Valid
Readback Mode, CSDO = 20pF, RPULLUP = 2k
l
125
ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to GND with GND and OGND
shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above VDD without latchup.
Note 4: When these pin voltages are taken below GND they will be
clamped by internal diodes. When these pin voltages are taken above VDD
they will not be clamped by internal diodes. This product can handle input
currents of greater than 100mA below GND without latchup.
Note 5: VDD = OVDD = 1.8V, fSAMPLE = 250MHz (LTC2157),
210MHz (LTC2156), or 170MHz (LTC2155), differential ENC+/ENC– = 2VP-P
sine wave, input range = 1.5VP-P with differential drive, unless otherwise noted.
Note 6: Integral nonlinearity is defined as the deviation of a code from a
best fit straight line to the transfer curve. The deviation is measured from
the center of the quantization band.
Note 7: Offset error is the offset voltage measured from –0.5LSB when the
output code flickers between 00 0000 0000 0000 and 11 1111 1111 1111
in 2’s complement output mode.
Note 8: Guaranteed by design, not subject to test.
Note 9: Recommended operating conditions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2157IUP-14#TRPBF | 2-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| LTC2155IUP-14#PBF | 2-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| LTC2160CUK#TRPBF | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| LTC2160IUK#PBF | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| LTC2160IUK#TRPBF | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2156IUP-12 | 制造商:Linear Technology 功能描述:ADC DUAL 12BIT 210M 64QFN 制造商:Linear Technology 功能描述:ADC, DUAL, 12BIT, 210M, 64QFN |
| LTC2156IUP-12#PBF | 功能描述:IC ADC DUAL 12BIT 210M 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| LTC2156IUP-12#TRPBF | 制造商:Linear Technology 功能描述:IC ADC DUAL 12BIT 210M 64-QFN |
| LTC2156IUP-14#PBF | 制造商:Linear Technology 功能描述:IC ADC DUAL 210MSPS 64-QFN |
| LTC2156IUP-14#TRPBF | 制造商:Linear Technology 功能描述:IC ADC DUAL 210MSPS 64-QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。