參數資料
型號: LTC2152CUJ-14#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
封裝: 6 X 6 MM, LEAD FREE, PLASTIC, QFN-40
文件頁數: 15/32頁
文件大?。?/td> 790K
代理商: LTC2152CUJ-14#PBF
LTC2152-14/
LTC2151-14/LTC2150-14
22
21521014f
applicaTions inForMaTion
An external 100Ω differential termination resistor is re-
quiredforeachLVDSoutputpair.Theterminationresistors
shouldbelocatedascloseaspossibletotheLVDSreceiver.
The outputs are powered by OVDD and OGND, which are
isolated from the A/D core power and ground.
Programmable LVDS Output Current
The default output driver current is 3.5mA. This current
can be adjusted by serially programming mode control
register A3 (see Table 3). Available current levels are
1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.
Optional LVDS Driver Internal Termination
In most cases, using just an external 100 termination
resistor will give excellent LVDS signal integrity. In ad-
dition, an optional internal 100 termination resistor
can be enabled by serially programming mode control
register A3. The internal termination helps absorb any
reflections caused by imperfect termination at the
receiver. When the internal termination is enabled, the
output driver current is doubled to maintain the same
output voltage swing.
Overflow Bit
The overflow output bit (OF) outputs a logic high when
the analog input is either overranged or underranged.
The overflow bit has the same pipeline latency as the
data bits.
The OF is valid when CLKOUT+ is low.
Phase Shifting the Output Clock
To allow adequate set-up and hold time when latching the
output data, the CLKOUT+ signal may need to be phase
shifted relative to the data output bits. Most FPGAs have
this feature; this is generally the best place to adjust the
timing.
Alternatively, the ADC can also phase shift the CLKOUT+/
CLKOUTsignals by serially programming mode control
register A2. The output clock can be shifted by 0°, 45°,
90°, or 135°. To use the phase shifting feature, the clock
duty cycle stabilizer must be turned on. Another con-
trol register bit can invert the polarity of CLKOUT+ and
CLKOUT, independently of the phase shift. The combina-
tion of these two features enables phase shifts of 45° up
to 315° (Figure 11).
Figure 11. Phase Shifting CLKOUT
CLKOUT+
D0-D13, OF
PHASE
SHIFT
45°
90°
135°
180°
225°
270°
315°
CLKINV
0
1
CLKPHASE1
MODE CONTROL BITS
0
1
0
1
CLKPHASE0
0
1
0
1
0
1
0
1
21521014 F11
ENC+
相關PDF資料
PDF描述
LTC2152IUJ-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2150IUJ-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2152CUJ-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2151CUJ-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2151IUJ-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
相關代理商/技術參數
參數描述
LTC2152CUP-14PBF 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit 250Msps/ 210Msps/170Msps ADCs
LTC2152IUJ-12#PBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 12BIT 250MSPS 40QFN
LTC2152IUJ-12#TRPBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 12BIT 250MSPS 40QFN
LTC2152IUJ-14#PBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 14-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 14BIT SPI 250MSPS 40QFN
LTC2152IUJ-14#TRPBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 14-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 14BIT SPI 250MSPS 40QFN