- 您現在的位置：買賣IC網 > PDF目錄39411 > LTC2151IUJ-14#TRPBF (LINEAR TECHNOLOGY CORP) 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 PDF資料下載
參數資料
| 型號： | LTC2151IUJ-14#TRPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| 封裝： | 6 X 6 MM, LEAD FREE, PLASTIC, QFN-40 |
| 文件頁數： | 19/32頁 |
| 文件大小： | 790K |
| 代理商： | LTC2151IUJ-14#TRPBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC2152-14/
LTC2151-14/LTC2150-14
26
21521014f
applicaTions inForMaTion
Table 3. Serial Programming Mode Register Map (PAR/SER = GND). An “X” indicates an unused bit.
REGISTER A0: RESET REGISTER (ADDRESS 00h) WRITE-ONLY
D7
D6
D5
D4
D3
D2
D1
D0
RESET
X
Bit 7
RESET
Software Reset Bit
0 = Not Used
1 = Software Reset. All mode control registers are reset to 00h. After the Reset SPI Write Command is Complete, Bit D7 is
Automatically Set Back to Zero. The Reset Register is Write Only.
Bits 6-0
Unused bit.
REGISTER A1: POWER-DOWN REGISTER (ADDRESS 01h)
D7
D6
D5
D4
D3
D2
D1
D0
X
SLEEP
NAP
0
Bits 7-4
Unused, these bits are read back as 0.
Bit 3
SLEEP
0 = Normal Operation
1 = Power Down Entire ADC
Bit 2
NAP
0 = Normal Mode
1 = Low Power Mode
Bit 1-0
Must be set to 0.
REGISTER A2: TIMING REGISTER (ADDRESS 02h)
D7
D6
D5
D4
D3
D2
D1
D0
X
CLKINV
CLKPHASE1
CLKPHASE0
DCS
Bits 7-4
Unused, these bits are read back as 0.
Bit 3
CLKINV
Output Clock Invert Bit
0 = Normal CLKOUT Polarity (as shown in the Timing Diagrams)
1 = Inverted CLKOUT Polarity
Bits 2-1
CLKPHASE1:CLKPHASE0
Output Clock Phase Delay Bits
00 = No CLKOUT Delay (as shown in the Timing Diagrams)
01 = CLKOUT+/CLKOUT– delayed by 45° (Clock Period 1/8)
10 = CLKOUT+/CLKOUT– delayed by 90° (Clock Period 1/4)
11 = CLKOUT+/CLKOUT– delayed by 135° (Clock Period 3/8)
Note: If the CLKOUT phase delay feature is used, the clock duty cycle stabilizer must also be turned on.
Bit 0
DCS
Clock Duty Cycle Stabilizer Bit
0 = Clock Duty Cycle Stabilizer Off
1 = Clock Duty Cycle Stabilizer On
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2152IUJ-14#PBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2150IUJ-14#PBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2151CUP-14#PBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2151IUP-14#PBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
| LTC2151IUP-14#TRPBF | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC2151IUP-14PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:14-Bit 250Msps/ 210Msps/170Msps ADCs |
| LTC2152-14 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:300MHz Digital Predistortion Receiver |
| LTC2152CUJ-12#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 12BIT 250MSPS 40QFN 制造商:Linear Technology 功能描述:ADC 12BIT 250MSPS SPI QFN-40 制造商:Linear Technology 功能描述:ADC, 12BIT, 250MSPS, SPI, QFN-40 制造商:Linear Technology 功能描述:ADC, 12BIT, 250MSPS, SPI, QFN-40, Resolution (Bits):12bit, Sampling Rate:250MSPS, Supply Voltage Type:Single, Supply Voltage Min:1.7V, Supply Voltage Max:1.9V, Supply Current:166mA, Digital IC Case Style:QFN, No. of Pins:40 , RoHS Compliant: Yes 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 12-bit, 250Msps, 1.8V ADC, DDR LVDS Outputs |
| LTC2152CUJ-12#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 12BIT 250MSPS 40QFN |
| LTC2152CUJ-14 | 制造商:Linear Technology 功能描述:ADC DUAL 14BIT 250MSPS 40QFN 制造商:Linear Technology 功能描述:ADC, DUAL, 14BIT, 250MSPS, 40QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復。