參數(shù)資料
型號(hào)： LTC2150IUP-14#TRPBF
廠商： LINEAR TECHNOLOGY CORP
元件分類： ADC
英文描述： 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
封裝： 6 X 6 MM, LEAD FREE, PLASTIC, QFN-40
文件頁(yè)數(shù)： 8/32頁(yè)
文件大?。?/td> 4005K
代理商： LTC2150IUP-14#TRPBF
LTC2152-14/
LTC2151-14/LTC2150-14
16
21521014p
PIN FUNCTIONS
LVDS Outputs (DDR LVDS)
The following pins are differential LVDS outputs. The
output current level is programmable. There is an optional
internal 100 termination resistor between the pins of
each LVDS output pair.
D0_1–/D0_1+ to D12_13–/D12_13+ (Pins 16/17, 18/19,
22/23, 24/25, 28/29, 31/32, 33/34): Double-Data Rate
Digital Outputs. Two data bits are multiplexed onto each
differential output pair. The even data bits (D0, D2, D4,
D6, D8, D10, D12) appear when CLKOUT+ is low. The odd
data bits (D1, D3, D5, D7, D9, D11, D13) appear when
CLKOUT+ is high.
CLKOUT–/CLKOUT+ (Pins 26/27): Data Output Clock.
The digital outputs normally transition at the same time
as the falling and rising edges of CLKOUT+. The phase of
CLKOUT+ can also be delayed relative to the digital outputs
by programming the mode control registers.
OF–/OF+ (Pins 14/15): Over/Underflow Digital Output.
OF+ is high when an overflow or underflow has occurred.
This underflow is valid only when CLKOUT+ is low. In the
second half clock cycle, the overflow is set to 0.
FUNCTIONAL BLOCK DIAGRAM
Figure 1. Functional Block Diagram
S/H
VCM
BUFFER
GND
VCM
0.1F
CORRECTION
LOGIC
OUTPUT
DRIVERS
14-BIT
PIPELINED
ADC
CLOCK/DUTY
CYCLE CONTROL
1.25V
REFERENCE
RANGE
SELECT
CLOCK
ANALOG
INPUT
21521014 F01
LVDS
VDD
OVDD
OGND
CS
SPI
VREF
2.2F
GND
SENSE
SCK
SDI
SDO
PAR/SER
D12_13
D0_1
相關(guān)PDF資料
PDF描述
LTC2152CUP-14#PBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2152IUP-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2152IUP-14#PBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2150CUP-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
LTC2152CUP-14#TRPBF 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2151-14 制造商:LINER 制造商全稱:Linear Technology 功能描述:300MHz Digital Predistortion Receiver
LTC2151CUJ-12#PBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 12BIT 210MSPS 40QFN 制造商:Linear Technology 功能描述:ADC 12BIT 210MSPS SPI QFN-40 制造商:Linear Technology 功能描述:ADC, 12BIT, 210MSPS, SPI, QFN-40 制造商:Linear Technology 功能描述:ADC, 12BIT, 210MSPS, SPI, QFN-40; Resolution (Bits):12bit; Sampling Rate:210MSPS; Supply Voltage Type:Single; Supply Voltage Min:1.7V; Supply Voltage Max:1.9V; Supply Current:158mA; Digital IC Case Style:QFN; No. of Pins:40 ;RoHS Compliant: Yes
LTC2151CUJ-12#TRPBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 12-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 12BIT 210MSPS 40QFN
LTC2151CUJ-14 制造商:Linear Technology 功能描述:ADC DUAL 14BIT 210MSPS 40QFN 制造商:Linear Technology 功能描述:ADC, DUAL, 14BIT, 210MSPS, 40QFN
LTC2151CUJ-14#PBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 210Msps 14-bit Parallel/Serial (SPI)/LVDS 40-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC DUAL 14BIT 210MSPS 40-QFN
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*