參數資料
型號: LTC1746IFW
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO48
封裝: 6.10 MM, PLASTIC, TSSOP-48
文件頁數: 8/20頁
文件大小: 207K
代理商: LTC1746IFW
16
LTC1746
1746f
APPLICATIO S I FOR ATIO
WU
UU
Any noise present on the encode signal will result in
additional aperture jitter that will be RMS summed with the
inherent ADC aperture jitter.
In applications where jitter is critical (high input frequen-
cies) take the following into consideration:
1. Differential drive should be used.
2. Use as large an amplitude as possible; if transformer
coupled use a higher turns ratio to increase the
amplitude.
3. If the ADC is clocked with a sinusoidal signal, filter the
encode signal to reduce wideband noise.
4. Balance the capacitance and series resistance at both
encode inputs so that any coupled noise will appear at
both inputs as common mode noise.
The encode inputs have a common mode range of 1.8V to
VDD. Each input may be driven from ground to VDD for
single-ended drive.
Maximum and Minimum Encode Rates
The maximum encode rate for the LTC1746 is 25Msps. For
the ADC to operate properly the encode signal should have
a 50% (
±5%) duty cycle. Each half cycle must have at least
19ns for the ADC internal circuitry to have enough settling
time for proper operation. Achieving a precise 50% duty
cycle is easy with differential sinusoidal drive using a
transformer or using symmetric differential logic such as
PECL or LVDS. When using a single-ended encode signal
asymmetric rise and fall times can result in duty cycles that
are far from 50%.
At sample rates slower than 25Msps the duty cycle can
vary from 50% as long as each half cycle is at least 19ns.
The lower limit of the LTC1746 sample rate is determined
by the droop of the sample-and-hold circuits. The pipelined
architecture of this ADC relies on storing analog signals
on small valued capacitors. Junction leakage will dis-
charge the capacitors. The specified minimum operating
frequency for the LTC1746 is 1Msps.
DIGITAL OUTPUTS
Digital Output Buffers
Figure 9 shows an equivalent circuit for a single output
buffer. Each buffer is powered by OVDD and OGND, iso-
lated from the ADC power and ground. The additional
N-channel transistor in the output driver allows operation
down to low voltages. The internal resistor in series with
the output makes the output appear as 50
to external
circuitry and may eliminate the need for external damping
resistors.
LTC1746
1746 F09
OVDD
VDD
0.1
F
43
TYPICAL
DATA
OUTPUT
OGND
OVDD
0.5V TO
VDD
PREDRIVER
LOGIC
DATA
FROM
LATCH
OE
Figure 9. Equivalent Circuit for a Digital Output Buffer
相關PDF資料
PDF描述
LTC1856CG 8-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO28
LTC1856IG 8-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO28
LTC1856CG#TR 8-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO28
LTC1856IG#TR 8-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO28
LTC1864LDICE 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, UUC8
相關代理商/技術參數
參數描述
LTC1746IFW#PBF 功能描述:IC ADC 14BIT 25MSPS LP 48TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率(每秒):1M 數據接口:串行,SPI? 轉換器數目:1 功率耗散(最大):- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC1746IFW#TR 制造商:Linear Technology 功能描述:ADC Single Pipelined 25Msps 14-bit Parallel 48-Pin TSSOP T/R
LTC1746IFW#TRPBF 功能描述:IC ADC 14BIT 25MSPS LP 48TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯(lián) 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
LTC1747CFW 功能描述:IC ADC 12BIT 80MSPS 48-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯(lián) 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
LTC1747CFW#PBF 功能描述:IC ADC 12BIT 80MSPS 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率(每秒):3M 數據接口:- 轉換器數目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:-