- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377761 > LTC1695CS5 (LINEAR TECHNOLOGY CORP) SMBus/I2C Fan Speed Controller in SOT-23 PDF資料下載
參數(shù)資料
| 型號： | LTC1695CS5 |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 運動控制電子 |
| 英文描述： | SMBus/I2C Fan Speed Controller in SOT-23 |
| 中文描述： | BRUSHLESS DC MOTOR CONTROLLER, PDSO5 |
| 封裝： | PLASTIC, SC-74A, SOT-23, 5 PIN |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 227K |
| 代理商： | LTC1695CS5 |
LTC1695
12
APPLICATIO
S I
N
FOR
ATIO
U
W
U
sistor capable of sinking 3mA at less than 0.4V during the
slave acknowledge sequence.
The LTC1695 is compatible with the Philips/Signetics I
2
C
Bus Interface. The 1.4V threshold for SCL and SDA does
not create any I
2
C application problems.
Early Stop Conditions
If a stop condition occurs before the data byte is acknowl-
edged in the write byte protocol, the LTC1695’s DAC is not
updated. Otherwise, the internal register is updated with
the new data and V
OUT
changes accordingly to the new
programmed value.
Address, Command, Data Selection
The LTC1695’s address is hard-wired internally as 1110100
(MSB to LSB, A6 to A0). Consult LTC for parts with
alternate address codes. Consult the Address, Command
and Data Byte Tables for further information and as a
concise reference.
As shown in Figure 2, D5 to D0 in the command code,
control the linear regulator’s output voltage and thus fan
speed. D5 to D0 are sent from the host to the LTC1695
during send byte protocol. The LTC1695 latches D5 to D0
as DAC input data at the falling edge of the data acknowl-
edge signal. The host must set “BST” (boost start enable
bit) to high if the LTC1695’s 250ms boost start timer
option is used. All bits are reset to zero during power-on
reset and UVLO. As shown in the Timing Diagram, bit 6
and bit 7 in the data byte register are defined as thermal
shutdown status (THE) and over current fault (OCF) status
respectively. The LTC1695 sets OCF high if I
LOAD
exceeds
390mA typically and “THE” high if junction temperature
exceeds 155
°
C typically. The remaining bits of the data
byte’s register (bit 5 to 0) are set low during host read
back.
SCL and SDA
SCL is the synchronizing clock signal generated by the
host. SDA is the bidirectional data transfer line between
the host and a slave device. The host initiates a start bit by
pulling SDA from high to low while SCL is high. The stop
bit is initiated by changing SDA from low to high while SCL
is high. All address, command and acknowledge signals
must be valid and should not change while SCL is high.
The acknowledge bit signals to the host the acceptance of
a correct address byte or command byte.
The SCL and SDA input threshold voltages are typically
1.4V with 40mV of hysteresis. Connect the SCL and SDA
open-drain lines to either a resistive or current source pull
up. The LTC1695 SDA has an open-drain N-channel tran-
Figure 2. SMBus Interface Bit Definition
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19
S
1
1
1
0
1
0
0
0
0
X
BST
D5 D4 D3 D2 D1 D0
0
P
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19
S
1
1
1
0
1
0
0
0
1
OCF THE
0
0
0
0
0
0
1
P
SLAVE ADDRESS
S = SMBus START BIT
P = SMBus STOP BIT
BST = 1 ENABLES THE BOOST START TIMER
D5 TO D0 = 6-BIT INPUT CODE FOR THE DAC (D5 = MSB)
OCF = 1 SIGNALS THAT THE LTC1695 IS IN CURRENT LIMIT
THE = 1 SIGNALS THAT THE LTC1695 IS IN THERMAL SHUTDOWN
BIT 18 = 1 IS A NOT ACKNOWLEDGE FOR RECEIVE BYTE PROTOCOL
NOTE: DURING POWER UP AND UVLO, DAC INPUT BITS
(D5 TO D0) AND THE BST BIT ARE RESET TO ZERO
COMMAND BYTE
START
STOP
A6 A5 A4 A3 A2 A1 A0 W
A
MSB
LSB A
SLAVE ADDRESS
DATA BYTE
START
STOP
A6 A5 A4 A3 A2 A1 A0 W
A
A
SMBus SEND BYTE PROTOCOL
SMBus RECEIVE BYTE PROTOCOL
1695 F02
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1698 | Isolated Secondary Synchronous Rectifier Controller |
| LTC1698IS | Isolated Secondary Synchronous Rectifier Controller |
| LTC1698EGN | Isolated Secondary Synchronous Rectifier Controller |
| LTC1698ES | Isolated Secondary Synchronous Rectifier Controller |
| LTC1698IGN | Isolated Secondary Synchronous Rectifier Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1695CS5#PBF | 制造商:Linear Technology 功能描述:DP-Other, CUT TAPE SMBus Fan Speed Controller |
| LTC1695CS5#TR | 功能描述:IC CTRLR FAN SPD SMBUS SOT23-5 RoHS:否 類別:集成電路 (IC) >> PMIC - 電機和風扇控制器，驅(qū)動器 系列:- 產(chǎn)品變化通告:ATA683(3,4)PLQW Obsolescence 09/Aug/2012 標準包裝:1 系列:- 應(yīng)用:DC 電機控制器，無刷（BLDC），3 相 評估套件:可供 輸出數(shù):1 電流 - 輸出:100mA 電壓 - 負載:5.25 V ~ 20 V 電源電壓:5.25 V ~ 20 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-VQFN（7x7） 包裝:剪切帶 (CT) 其它名稱:ATA6833-PLQWCT |
| LTC1695CS5#TRM | 功能描述:IC CTRLR FAN SPD SMBUS SOT23-5 RoHS:否 類別:集成電路 (IC) >> PMIC - 電機和風扇控制器，驅(qū)動器 系列:- 產(chǎn)品變化通告:ATA683(3,4)PLQW Obsolescence 09/Aug/2012 標準包裝:1 系列:- 應(yīng)用:DC 電機控制器，無刷（BLDC），3 相 評估套件:可供 輸出數(shù):1 電流 - 輸出:100mA 電壓 - 負載:5.25 V ~ 20 V 電源電壓:5.25 V ~ 20 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-VQFN（7x7） 包裝:剪切帶 (CT) 其它名稱:ATA6833-PLQWCT |
| LTC1695CS5#TRMPBF | 功能描述:IC CTRLR FAN SPD SMBUS SOT23-5 RoHS:是 類別:集成電路 (IC) >> PMIC - 電機和風扇控制器，驅(qū)動器 系列:- 產(chǎn)品變化通告:ATA683(3,4)PLQW Obsolescence 09/Aug/2012 標準包裝:1 系列:- 應(yīng)用:DC 電機控制器，無刷（BLDC），3 相 評估套件:可供 輸出數(shù):1 電流 - 輸出:100mA 電壓 - 負載:5.25 V ~ 20 V 電源電壓:5.25 V ~ 20 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-VQFN（7x7） 包裝:剪切帶 (CT) 其它名稱:ATA6833-PLQWCT |
| LTC1695CS5#TRPBF | 功能描述:IC CTRLR FAN SPD SMBUS SOT23-5 RoHS:是 類別:集成電路 (IC) >> PMIC - 電機和風扇控制器，驅(qū)動器 系列:- 產(chǎn)品變化通告:ATA683(3,4)PLQW Obsolescence 09/Aug/2012 標準包裝:1 系列:- 應(yīng)用:DC 電機控制器，無刷（BLDC），3 相 評估套件:可供 輸出數(shù):1 電流 - 輸出:100mA 電壓 - 負載:5.25 V ~ 20 V 電源電壓:5.25 V ~ 20 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:48-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-VQFN（7x7） 包裝:剪切帶 (CT) 其它名稱:ATA6833-PLQWCT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。