- 您現(xiàn)在的位置：買賣IC網 > Datasheet目錄41 > LTC1642CGN#TRPBF (Linear Technology)IC CONTROLLER HOTSWAP ADJ 16SSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC1642CGN#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 12/16頁 |
| 文件大小： | 243K |
| 描述： | IC CONTROLLER HOTSWAP ADJ 16SSOP |
| 標準包裝： | 2,500 |
| 類型： | 熱交換控制器 |
| 應用： | 通用型 Infiniband? |
| 內部開關： | 無 |
| 電源電壓： | 2.97 V ~ 16.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
12
LTC1642
1642fb
Overvoltage Protection
The LTC1642 can protect a load from overvoltages by
turning off the pass transistor if the supply voltage ex-
ceeds an adjustable limit, and by triggering a crowbar SCR
if the overvoltage lasts longer than an adjustable time. The
part can also be configured to automatically restart when
the overvoltage clears.
The overvoltage protection circuitry is shown in Figure 8.
The external components comprise a resistor divider
driving the OV pin, timing capacitor C5, NPN emitter
follower Q2, and crowbar SCR Q3. Because the MCR12DC
is not a sensitive-gate device, the optional resistor shunt-
ing the SCR gate to ground is omitted. The internal
components comprise a comparator, 1.22V bandgap ref-
erence, two current sources, and a timer at the CRWBR
pin. When V
CC
exceeds (1+R6/R5) " 1.22V the comparators
output goes high and internal logic turns off Q1 and starts
the timer. This timer has a 0.410V threshold and uses the
CRWBR pin; when CRWBR reaches 0.410V the timer
comparator trips, and the current sourced from V
CC
in-
creases to 1.5mA. Emitter follower Q2 boosts this current
to trigger crowbar SCR Q3. The ramp time t needed to
trip the comparator is:
t
CRWBR
= 9.1(ms/礔) C5
D1
1N4705
18V
GATE
ON
14
SENSE
15
CRWBR
1
4
FAULT
6
OV
9
V
CC
16
R2
0.015&
Q1
FDS6630A
GND
LTC1642
8
RST TMR
3
R6
127k
1%
R5
12.4k
1%
V
IN
12V
2.5A
1642 F08
R3
100&
R4
330&
C2
0.047礔
+
C1
0.33礔
ALL RESISTORS ?% UNLESS NOTED
OV COMPARATOR TRIPS AT V
IN
= 13.85V
RESET TIME = 200ms
CROWBAR DELAY TIME = 90祍
Q2
2N2222
Q3
MCR12DC
* ADD 220& RESISTOR IF
USING A SENSITIVE-GATE SCR
C5
0.01礔
V
OUT
C
LOAD
Figure 8. Overvoltage Protection Circuitry
Figure 9. Overvoltage Timing (Input Side)
APPLICATIO S I FOR ATIO
U
U
U
100ms/DIV
1642 F09
IN
OV
GATE
OUT
CRWBR
RST TMR
ON
FAULT
20V/DIV
2V/DIV
50V/DIV
20V/DIV
1V/DIV
2V/DIV
20V/DIV
20V/DIV
t
1
t
2
t
3
t
4
t
5
t
7
t
6
t
8
Once the CRWBR timer trips the LTC1642 latches off: after
the overvoltage clears GATE and FAULT remain at ground
and CRWBR continues sourcing 1.5mA. To restart the part
after the overvoltage clears, hold the ON pin low for at least
2祍 and then bring it high. The GATE voltage will begin
ramping up one system timing cycle later. The part will
restart itself if FAULT and ON are connected.
Figure 9 shows typical waveforms when the divider is
driven from V
CC
. The OV comparator goes high at time 1,
causing the chip to pull the GATE pin to ground and start
the CRWBR timer. At time 2, before the timers compara-
tor trips, OV falls below its threshold; the timer resets and
GATE begins charging one system timing cycle later at
time 3. Another overvoltage begins at time 4, and at time
5 the CRWBR timer trips; FAULT goes low and the CRWBR
pin begins sourcing 1.5mA. Even after OV falls below
1.22V at time 6, GATE and FAULT stay low, and CRWBR
continues to source 1.5mA. FAULT goes high when ON
goes low at time 7, and GATE begins charging at time 8,
one RST TMR cycle after FAULT goes high.
Figure 10 shows typical waveforms when the OV divider is
driven from the N-Channels output side. Because the
voltage driving the divider collapses after the OV compara-
tor trips, FAULT stays high and CRWBR stays near ground,
which prevents the pin from triggering an SCR. The GATE
voltage begins ramping up after a RST TMR timing cycle.
To disable overvoltage protection completely, tie the OV
and CRWBR pins to GND. For overvoltage protection at the
GATE pin, but without latch off or a crowbar SCR such as
Q3 in Figure 1, tie CRWBR to GND.
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1643AL-1CGN#PBF | IC CTRLR HOTSWAP PCI BUS 16SSOP |
| LTC1644CGN#TRPBF | IC CONTROLLER HOT SWAP 20-SSOP |
| LTC1645IS#TRPBF | IC CTRLR SEQ HOTSWAP DUAL 14SOIC |
| LTC1646IGN#TR | IC CNTRLR HOTSWAP PCIDUAL 16SSOP |
| LTC1647-1IS8#TRPBF | IC CONTROLLR HOTSWAP DUAL 8-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1642IGN | 功能描述:IC CONTROLLER HOTSWAP ADJ 16SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型，PCI Express? 內部開關:無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP（12x12） 包裝:托盤 產品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC1642IGN#PBF | 功能描述:IC CONTROLLER HOTSWAP ADJ 16SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型，PCI Express? 內部開關:無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP（12x12） 包裝:托盤 產品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC1642IGN#TR | 功能描述:IC CONTROLLER HOTSWAP ADJ 16SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型，PCI Express? 內部開關:無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP（12x12） 包裝:托盤 產品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC1642IGN#TRPBF | 功能描述:IC CONTROLLER HOTSWAP ADJ 16SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型，PCI Express? 內部開關:無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP（12x12） 包裝:托盤 產品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC1643AHCGN | 功能描述:IC CTRLR HOTSWAP PCI BUS 16SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型，PCI Express? 內部開關:無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP（12x12） 包裝:托盤 產品目錄頁面:1423 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復。