- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377756 > LTC1599I (Linear Technology Corporation) Replaced by ADS7961 : 8-Bit, 76 kSPS ADC Serial Out, On-Chip 20 Ch. Analog Mux, 19 Ch. 28-PDIP PDF資料下載
參數(shù)資料
| 型號： | LTC1599I |
| 廠商： | Linear Technology Corporation |
| 元件分類： | 串行ADC |
| 英文描述： | Replaced by ADS7961 : 8-Bit, 76 kSPS ADC Serial Out, On-Chip 20 Ch. Analog Mux, 19 Ch. 28-PDIP |
| 中文描述： | 16位字節(jié)寬，4低毛刺乘法DAC象限電阻 |
| 文件頁數(shù)： | 7/20頁 |
| 文件大?。?/td> | 254K |
| 代理商： | LTC1599I |
7
LTC1599
PI
FU
CTIO
N
S
U
U
REF (Pin 1):
Reference Input. Typically
±
10V, accepts up
to
±
25V. In 2-quadrant mode, this pin is the reference
input. In 4-quadrant mode, this pin is driven by external
inverting reference amplifier.
R2 (Pin 2):
4-Quadrant Resistor R2. Typically
±
10V,
accepts up to
±
25V. In 2-quadrant operation, connect this
pin to ground. In 4-quadrant mode tie to the REF pin and
to the output of an external amplifier. See Figures 1 and 3.
R
COM
(Pin 3):
Center Tap Point of the Two 4-Quadrant
Resistors R1 and R2. Normally tied to the inverting input
of an external amplifier in 4-quadrant operation, otherwise
connect this pin to ground. See Figures 1 and 3. The ab-
solute maximum voltage range on this pin is –0.3V to 12V.
R1 (Pin 4):
4-Quadrant Resistor R1. Typically
±
10V,
accepts up to
±
25V. In 2-quadrant operation connect this
pin to ground. In 4-quadrant mode tie to R
OFS
(Pin 5). See
Figures 1 and 3.
R
OFS
(Pin 5):
Bipolar Offset Resistor. Typically swings
±
10V, accepts up to
±
25V. In 2-quadrant operation, tie to
R
FB
. In 4-quadrant operation tie to R1.
R
FB
(Pin 6):
Feedback Resistor. Normally tied to the output
of the current to voltage converter op amp. Typically
swings
±
10V. Swings
±
V
REF
.
I
OUT1
(Pin 7):
DAC Current Output. Tie to the inverting
input of the current to voltage converter op amp.
I
OUT2F
(Pin 8):
Force Complement Current Output. Nor-
mally tied to ground.
I
OUT2S
(Pin 9):
Sense Complement Current Output. Nor-
mally tied to ground.
CLVL (Pin 10):
Clear Level. CLVL = 0, selects reset to zero
code. CLVL = 1, selects reset to midscale code. Normally
hardwired to a logic high or a logic low.
LD (Pin 11):
DAC Digital Input Load Control Input. When
LD is taken to a logic low, data is loaded from the input
register into the DAC register, updating the DAC output.
WR (Pin 12): DAC
Digital Write Control Input. When WR
is taken to a logic low, data is loaded from the 8 digital input
pins into the 16-bit wide input register. The MLBYTE pin
determines whether the MSB or LSB byte is loaded.
MLBYTE (Pin 13):
MSB or LSB Byte Select. When MLBYTE
is taken to a logic low and WR is taken to a logic low, data
is loaded from the 8 digital input pins into the first 8 bits
of the 16-bit wide input register. When MLBYTE is taken to
a logic high and WR is taken to a logic low, data is loaded
from the 8 digital input pins into the 8 MSB bits of the input
register.
D7 to D3 (Pins 14 to 18):
Digital Input Data Bits.
DGND (Pin 19):
Digital Ground. Tie to ground.
V
CC
(Pin 20):
The Positive Supply Input. 4.5V
≤
V
CC
≤
5.5V.
Requires a bypass capacitor to ground.
D2 to D0 (Pins 21 to 23):
Digital Input Data Bits.
CLR (Pin 24):
Digital Clear Control Function for the DAC.
When CLR and CLVL are taken to a logic low, the DAC
output and all internal registers are set to zero code. When
CLR is taken to a logic low and CLVL is taken to a logic high,
the DAC output and all internal registers are set to midscale
code.
TRUTH TABLE
Table 1
CONTROL INPUTS
WR
X
CLR
0
1
1
1
1
1
MLBYTE
X
0
1
X
X
X
LD
X
1
1
REGISTER OPERATION
Reset Input and DAC Registers to Zero Scale When CLVL = 0 and Midscale When CLVL = 1
Load the LSB Byte of the Input Register with All 8 Data Bits
Load the MSB Byte of the Input Register with All 8 Data Bits
Load the DAC Register with the Contents of the Input Register
No Register Operation
Flow-Through Mode. The DAC Register and the Selected Input Register Are Transparent. The Unselected Input
Register Retains Its Previous Data Byte. Note Only One Byte Is Transparent at a Time, the Selected Byte Being
Determined By the Logic Value of MLBYTE Prior to WR Being Pulsed Low.
1
1
1
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1599BCG | 16-Bit Byte Wide, Low Glitch Multiplying DAC with 4-Quadrant Resistors |
| LTC1599BIG | 16-Bit Byte Wide, Low Glitch Multiplying DAC with 4-Quadrant Resistors |
| LTC1599BIN | 16-Bit Byte Wide, Low Glitch Multiplying DAC with 4-Quadrant Resistors |
| LTC1603 | High Speed, 16-Bit, 250ksps Sampling A/D Converter with Shutdown |
| LTC1603CG | High Speed, 16-Bit, 250ksps Sampling A/D Converter with Shutdown |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC16 | 制造商:3M Electronic Products Division 功能描述:16 way professional IC test clip,0.3in |
| LTC1603CG | 功能描述:IC ADC W/SHUTDOWN 16BIT 36-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| LTC1603CG#PBF | 功能描述:IC ADC SMPL SHTDWN 16BIT 36-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| LTC1603CG#TR | 功能描述:IC CONV A/D 16BIT 250KSPS 36SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| LTC1603CG#TRPBF | 功能描述:IC ADC W/SHUTDOWN 16BIT 36-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。