參數(shù)資料
型號: LTC1436AEGN#PBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: 穩(wěn)壓器
英文描述: RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS
中文描述: 2 A SWITCHING CONTROLLER, 400 kHz SWITCHING FREQ-MAX, PDSO24
封裝: 0.150 INCH, PLASTIC, SSOP-24
文件頁數(shù): 9/28頁
文件大?。?/td> 493K
代理商: LTC1436AEGN#PBF
17
LTC1436A
LTC1436A-PLL/LTC1437A
14367afb
APPLICATIONS INFORMATION
WU
U
An internal 3
A current source charges up an external
capacitor CSS. When the voltage on RUN/SS reaches 1.3V
the LTC1436A/LTC1437A begin operating. As the voltage
on RUN/SS continues to ramp from 1.3V to 2.4V, the
internal current limit is also ramped at a proportional linear
rate. The current limit begins at approximately 50mV/
RSENSE (at VRUN/SS = 1.3V) and ends at 150mV/RSENSE
(VRUN/SS > 2.7V). The output current thus ramps up
slowly, charging the output capacitor. If RUN/SS has been
pulled all the way to ground there is a delay before starting
of approximately 500ms/
F, followed by an additional
500ms/
F to reach full current.
tDELAY = 5(105)CSS seconds
Pulling the RUN/SS pin below 1.3V puts the LTC1436A/
LTC1437A into a low quiescent current shutdown (IQ <
25
A). This pin can be driven directly from logic as shown
in Figure 6. Diode D1 in Figure 6 reduces the start delay but
allows CSS to ramp up slowly for the soft start function;
this diode and CSScan be deleted if soft start is not needed.
The RUN/SS pin has an internal 6V Zener clamp (see
Functional Diagram).
Foldback current limiting is implemented by adding a
diode DFB between the output and ITH pins as shown in the
Function Diagram. In a hard short (VOUT = 0V), the current
will be reduced to approximately 25% of the maximum
output current. This technique may be used for all applica-
tions with regulated output voltages of 1.8V or greater.
Phase-Locked Loop and Frequency Synchronization
The LTC1436A-PLL/LTC1437A each have an internal volt-
age-controlled oscillator and phase detector comprising a
phase-locked loop. This allows the top MOSFET turn-on to
be locked to the rising edge of an external source. The
frequency range of the voltage-controlled oscillator is
±30% around the center frequency fO.
The value of COSC is calculated from the desired operating
frequency fO. Assuming the phase-locked loop is locked
(VPLLLPF = 1.19V):
C
Frequency
OSC pF
kHz
()=
()
21 10
11
4
.(
)
Stating the frequency as a function of VPLLLPF and COSC:
Frequency kHz
CpF
AA
V
OSC
PLLLPF
()=
()+
[]
+
+
84 10
11
1
17
18
24
2000
8
.(
)
.
The phase detector used is an edge sensitive digital type
which provides zero degrees phase shift between the
external and internal oscillators. This type of phase detec-
tor will not lock up on input frequencies close to the
harmonics of the VCO center frequency. The PLL hold-in
range
fH is equal to the capture range: fH = fC =
±0.3fO.
Foldback Current Limiting
As described in Power MOSFET and D1 Selection, the
worst-case dissipation for either MOSFET occurs with a
short-circuited output, when the synchronous MOSFET
conducts the current limit value almost continuously. In
most applications this will not cause excessive heating,
even for extended fault intervals. However, when heat
sinking is at a premium or higher RDS(ON) MOSFETs are
being used, foldback current limiting should be added to
reduce the current in proportion to the severity of the fault.
1436 F06
CSS
D1
3.3V OR 5V
RUN/SS
CSS
RUN/SS
Figure 6. Run/SS Pin Interfacing
相關(guān)PDF資料
PDF描述
LTC2249CUH#TR 14-Bit, 80Msps Low Power 3V ADC; Package: QFN; No of Pins: 32; Temperature Range: 0&deg;C to +70&deg;C
LTC2249IUH#TR 14-Bit, 80Msps Low Power 3V ADC; Package: QFN; No of Pins: 32; Temperature Range: -40&deg;C to +85&deg;C
LTC2250CUH 10-Bit, 105Msps Low Noise 3V ADCs; Package: QFN; No of Pins: 32; Temperature Range: 0&deg;C to +70&deg;C
LTC2250CUH#TR 10-Bit, 105Msps Low Noise 3V ADCs; Package: QFN; No of Pins: 32; Temperature Range: 0&deg;C to +70&deg;C
LTC2250IUH 10-Bit, 105Msps Low Noise 3V ADCs; Package: QFN; No of Pins: 32; Temperature Range: -40&deg;C to +85&deg;C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1436AIGN 功能描述:IC REG CTRLR BUCK PWM CM 24-SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,500 系列:PowerWise® PWM 型:控制器 輸出數(shù):1 頻率 - 最大:1MHz 占空比:95% 電源電壓:2.8 V ~ 5.5 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:6-WDFN 裸露焊盤 包裝:帶卷 (TR) 配用:LM1771EVAL-ND - BOARD EVALUATION LM1771 其它名稱:LM1771SSDX
LTC1436AIGN#PBF 功能描述:IC REG CTRLR BUCK PWM CM 24-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,500 系列:PowerWise® PWM 型:控制器 輸出數(shù):1 頻率 - 最大:1MHz 占空比:95% 電源電壓:2.8 V ~ 5.5 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:6-WDFN 裸露焊盤 包裝:帶卷 (TR) 配用:LM1771EVAL-ND - BOARD EVALUATION LM1771 其它名稱:LM1771SSDX
LTC1436AIGN#TR 功能描述:IC REG CTRLR BUCK PWM CM 24-SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,500 系列:PowerWise® PWM 型:控制器 輸出數(shù):1 頻率 - 最大:1MHz 占空比:95% 電源電壓:2.8 V ~ 5.5 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:6-WDFN 裸露焊盤 包裝:帶卷 (TR) 配用:LM1771EVAL-ND - BOARD EVALUATION LM1771 其它名稱:LM1771SSDX
LTC1436AIGN#TRPBF 功能描述:IC REG CTRLR BUCK PWM CM 24-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,500 系列:PowerWise® PWM 型:控制器 輸出數(shù):1 頻率 - 最大:1MHz 占空比:95% 電源電壓:2.8 V ~ 5.5 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:6-WDFN 裸露焊盤 包裝:帶卷 (TR) 配用:LM1771EVAL-ND - BOARD EVALUATION LM1771 其它名稱:LM1771SSDX
LTC1436AIGN-PLL 功能描述:IC REG CTRLR BUCK PWM CM 24-SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,500 系列:PowerWise® PWM 型:控制器 輸出數(shù):1 頻率 - 最大:1MHz 占空比:95% 電源電壓:2.8 V ~ 5.5 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:6-WDFN 裸露焊盤 包裝:帶卷 (TR) 配用:LM1771EVAL-ND - BOARD EVALUATION LM1771 其它名稱:LM1771SSDX