- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377739 > LTC1289CI (Linear Technology Corporation) 3 Volt Single Chip 12-Bit Data Acquisition System PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1289CI |
| 廠商： | Linear Technology Corporation |
| 英文描述： | 3 Volt Single Chip 12-Bit Data Acquisition System |
| 中文描述： | 3伏單芯片12位數(shù)據(jù)采集系統(tǒng) |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 487K |
| 代理商： | LTC1289CI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
17
LTC1289
U
S
A
O
PPLICATI
IU
U
3. Analog Inputs
Because of the capacitive redistribution A/D conversion
techniques used, the analog inputs of the LTC1289 have
capacitive switching input current spikes. These current
spikes settle quickly and do not cause a problem. How-
ever, if large source resistances are used or if slow settling
op amps drive the inputs, care must be taken to insure that
the transients caused by the current spikes settle com-
pletely before the conversion begins.
Source Resistance
The analog inputs of the LTC1289 look like a 100pF
capacitor (C
IN
) is series with a 1500
resistor (R
ON
) as
shown in Figure 9. This value for R
ON
is for V
CC
= 2.7V.
With larger supply voltages R
ON
will be reduced. For
example with V
CC
= 2.7V and V
–
= –2.7V R
ON
becomes
500
. C
IN
gets switched between the selected “+” and “–
” inputs once during each conversion cycle. Large external
source resistors and capacitances will slow the settling of
Figure 10. “+” and “–” Input Settling Windows
the inputs. It is important that the overall RC time con-
stants be short enough to allow the analog inputs to
completely settle within the allotted time.
“+” Input Settling
This input capacitor is switched onto the “+” input during
the sample phase (t
SMPL
, see Figure 10). The sample
phase starts at the 4th SCLK cycle and lasts until the falling
edge of the last SCLK (the 8th, 12th or 16th SCLK cycle
depending on the selected word length). The voltage on
the “+” input must settle completely within this sample
time. Minimizing R
SOURCE+
and C1 will improve the input
settling time. If large “+” input source resistance must be
used, the sample time can be increased by using a slower
SCLK frequency or selecting a longer word length. With
the minimum possible sample time of 4
μ
s,
R
SOURCE+
< 2k
and C1 < 20pF will provide adequate settling
.
“–” Input Settling
At the end of the sample phase the input capacitor switches
to the “–” input and the conversion starts (see Figure 10).
During the conversion, the “+” input voltage is effectively
“held” by the sample and hold and will not affect the
conversion result. However, it is critical that the “–” input
voltage be free of noise and settle completely during the
first four ACLK cycles of the conversion time. Minimizing
R
SOURCE–
and C2 will improve settling time. If large “–”
input source resistance must be used, the time allowed for
Figure 9. Analog Input Equivalent Circuit
SCLK
CS
“+” INPUT
ACLK
1289 AIF10
1
2
3
4
MUX ADDRESS
SHIFTED IN
t
SMPL
LAST SCLK (8TH, 12TH OR 16TH DEPENDING ON WORK LENGTH)
1
2
3
4
1ST BIT TEST
“–” INPUT MUST SETTLE
DURING THIS TIME
SAMPLE
HOLD
“+” INPUT
MUST SETTLE
DURING THIS TIME
“–” INPUT
4TH SCLK
R
ON
= 1.5k
LAST SCLK
C
=
100pF
LTC1289
“+”
INPUT
R
SOURCE
+
V
IN
+
C1
“–”
INPUT
R
SOURCE
–
V
IN
–
C2
LTC1289 AIF09
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1289BCJ | 3 Volt Single Chip 12-Bit Data Acquisition System |
| LTC1289BIJ | 3 Volt Single Chip 12-Bit Data Acquisition System |
| LTC1289BIN | 3 Volt Single Chip 12-Bit Data Acquisition System |
| LTC1289CIJ | 3 Volt Single Chip 12-Bit Data Acquisition System |
| LTC1289CIN | 3 Volt Single Chip 12-Bit Data Acquisition System |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1290BCJ | 制造商:Linear Technology 功能描述:ADC Single SAR 50ksps 12-bit Serial 20-Pin CDIP |
| LTC1290BCN | 功能描述:IC DATA ACQ SYS 12BIT 20-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| LTC1290BCN#PBF | 功能描述:IC DATA ACQ SYS 12BIT 20-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| LTC1290BCSW | 功能描述:IC DATA ACQ SYS 12BIT 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| LTC1290BCSW#PBF | 功能描述:IC DATA ACQ SYS 12BIT 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。