- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11024 > LTC1164CSW#PBF (Linear Technology)IC FILTER BUILDING BLOCK 24-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1164CSW#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 15/16頁 |
| 文件大小： | 0K |
| 描述： | IC FILTER BUILDING BLOCK 24-SOIC |
| 標(biāo)準(zhǔn)包裝： | 32 |
| 濾波器類型： | 通用開關(guān)電容器 |
| 頻率 - 截止或中心： | 20kHz |
| 濾波器數(shù)： | 4 |
| 濾波器階數(shù)： | 8th |
| 電源電壓： | ±2.37 V ~ 8 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC |
| 包裝： | 管件 |
LTC1164
8
1164fa
ANALOG CONSIDERATIONS
1. Grounding and Bypassing
The LTC1164 should be used with separated analog
and digital ground planes and single point grounding
techniques.
Pin 6 (AGND) should be tied directly to the analog ground
plane.
Pin 7 (V+) should be bypassed to the ground plane with a
0.1F ceramic disk with leads as short as possible. Pin 19
(V–) should be bypassed with a 0.1F ceramic disk. For
single supply applications, V– can be tied to the analog
ground plane.
For good noise performance, V+ and V– must be free of
noise and ripple.
All analog inputs should be referenced directly to the
single point ground. The clock inputs should be shielded
from and/or routed away from the analog circuitry and a
separate digital ground plane used.
Figure 3 shows an example of an ideal ground plane design
for a two sided board. Of course this much ground
plane will not always be possible, but users should strive
to get as close to this as possible. Proto boards are not
recommended.
2. Buffering the Filter Output
When driving coaxial cables and 1x scope probes, the filter
output should be buffered. This is important
especially when high Qs are used to design a specific filter.
Inadequate buffering may cause errors in noise,
distortion, Q, and gain measurements. When 10x probes
are used, buffering is usually not required. A buffer is
recommended especially when THD tests are performed.
As shown in Figure 4, the buffer should be adequately
bypassed to minimize clock feedthrough.
Figure 3. Example Ground Plane Breadboard Technique for LTC1164
APPLICATIO S I FOR ATIO
WU
UU
LTC1164 AI01
DIGITAL GROUND
PLANE
ANALOG
GROUND
PLANE
7.5V
–7.5V
VIN
0.1F CERAMIC DISK
0.1F
CERAMIC
DISK
CLOCK
(SINGLE POINT
GROUND)
NOTE: CONNECT ANALOG AND DIGITAL
GROUND PLANES AT A SINGLE POINT AT
THE BOARD EDGE
FOR BEST HIGH FREQUENCY RESPONSE
PLACE RESISTORS PARALLEL TO DOUBLE
SIDED COPPER CLAD BOARD AND LAY FLAT
(4 RESISTORS SHOWN HERE TYPICAL)
1
2
3
4
5
6
10
11
12
24
23
22
15
14
13
PIN 1 DENT
7
21
20
18
17
8
9
16
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1164CSW | IC FILTER BUILDING BLOCK 24-SOIC |
| LTC1064CSW | IC FILTR BUILDNG BLK QUAD 24SOIC |
| LTC1564CG | IC ANTIALIASING FILTER 16-SSOP |
| LTC6603CUF#TRPBF | IC FILTER LOWPASS 24-QFN |
| LTC6605CDJC-7#TRPBF | IC FILTER 7MHZ DUAL 22-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1164M | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Power, Low Noise, Quad Universal Filter Building Block |
| LTC1164MJ | 制造商:Linear Technology 功能描述:Active Filter Quad SW-CAP UNIV 8th Order 20kHz 24-Pin CDIP |
| LTC1164MJ/883 | 制造商:Linear Technology 功能描述:Active Filter Quad SW-CAP UNIV 8th Order 20kHz 24-Pin CDIP |
| LTC1165 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1165C | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Triple 1.8V to 6V High-Side MOSFET Drivers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。