參數(shù)資料
型號: LTC1091CN8
廠商: Linear Technology
文件頁數(shù): 15/32頁
文件大小: 0K
描述: IC DATA ACQ SYS 10BIT 2CH 8-DIP
標準包裝: 50
類型: 數(shù)據(jù)采集系統(tǒng)(DAS),ADC
分辨率(位): 10 b
數(shù)據(jù)接口: 串行
電壓電源: 雙 ±
電源電壓: ±5V,4.5V,10V
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 8-DIP(0.300",7.62mm)
供應商設備封裝: 8-PDIP
包裝: 管件
22
LTC1091/LTC1092
LTC1093/LTC1094
U
S
A
O
PPLICATI
WU
U
I FOR ATIO
Figure 8. “+” and “–” Input Settling Windows
“–” Input Settling
At the end of the sample phase the input capacitor switches
to the “–” input and the conversion starts (see Figure 8).
During the conversion, the “+” input voltage is effectively
“held” by the sample-and-hold and will not affect the
conversion result. However, it is critical that the “–” input
voltage settle completely during the first CLK cycle of the
conversion time and be free of noise. Minimizing RSOURCE–
and C2 will improve settling time. If large “–” input source
resistance must be used, the time allowed for settling can
be extended by using a slower CLK frequency. At the
maximum CLK rate of 500kHz, RSOURCE– < 1k and
C2 < 20pF will provide adequate settling.
Input Op Amps
When driving the analog inputs with an op amp it is
important that the op amp settle within the allowed time
(see Figure 8). Again, the “+” and “–” input sampling times
can be extended as previously described to accommodate
slower op amps. Most op amps, including the LT1006 and
LT1013 single supply op amps, can be made to settle well
even with the minimum settling windows of 3
s (“+”
input) and 2
s (“–” input) which occur at the maximum
clock rate of 500kHz. Figures 9 and 10 show examples of
adequate and poor op amp settling.
CLK
DIN
DOUT
“+” INPUT
“–” INPUT
SAMPLE
HOLD
“+” INPUT MUST
SETTLE DURING
THIS TIME
tSMPL
tCONV
CS
SGL/DIFF
START
MSBF
B9
1ST BIT TEST “–” INPUT MUST
SETTLE DURING THIS TIME
1091-4 F08
DON‘T CARE
相關PDF資料
PDF描述
MS17344R24C12S CONN PLUG 5POS STRAIGHT W/SCKT
MS17344C24C12S CONN PLUG 5POS STRAIGHT W/SCKT
MS3122E14-12PX CONN RCPT 12POS BOX MNT W/PINS
V375B12M300BG2 CONVERTER MOD DC/DC 12V 300W
LTC1296CCN IC DATA ACQ SYSTEM 12BIT 20-DIP
相關代理商/技術參數(shù)
參數(shù)描述
LTC1091CN8#PBF 功能描述:IC DATA ACQ SYS 10BIT 2CH 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Data Converter Basics 標準包裝:1 系列:- 類型:電機控制 分辨率(位):12 b 采樣率(每秒):1M 數(shù)據(jù)接口:串行,并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V,4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應商設備封裝:100-TQFP(14x14) 包裝:剪切帶 (CT) 其它名稱:296-18373-1
LTC1091MJ8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System
LTC1092 制造商:LINER 制造商全稱:Linear Technology 功能描述:1-, 2-, 6- and 8-Channel, 10-Bit Serial I/O Data Acquisition Systems
LTC1092AC 制造商:LINER 制造商全稱:Linear Technology 功能描述:1-, 2-, 6- and 8-Channel, 10-Bit Serial I/O Data Acquisition Systems
LTC1092ACJ8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit