- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11027 > LTC1063CSW#TR (Linear Technology)IC FILTER LP 5TH ORDER 16-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1063CSW#TR |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 2/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FILTER LP 5TH ORDER 16-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 濾波器類型： | 巴特沃斯，低通開(kāi)關(guān)電容器 |
| 頻率 - 截止或中心： | 50kHz |
| 濾波器數(shù)： | 1 |
| 濾波器階數(shù)： | 5th |
| 電源電壓： | ±2.37 V ~ 8 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
LTC1063
10
1063fa
CLOCK FREQUENCY (MHz)
0.5
K
0.80
0.75
0.70
0.65
0.60
0.55
0.50
0.45
0.40
2.5
1063 F07
1.0
1.5
2.0
3.0
fCLK = K/RC
C = 10pF
TA = 70°C
VS = ±7.5V
VS = ±2.5V
VS = ±5V
Figure 7. fCLK vs K
A 4pF parasitic capacitance is assumed in parallel with the
external 10pF capacitor. A
±1% clock frequency variation
from device to device can be expected. The 2MHz clock
frequency designed above will typically drift to 1.74MHz at
70
°C (Figure 7).
The internal clock of the LTC1063 can be overridden by an
external clock provided that the external clock source can
drive the timing capacitor, C, which is connected from the
clock input pin to ground.
Output Offset
The DC output offset of the LTC1063 is trimmed to
typically less than
±1mV . The trimming is done at VS =
±5V.ToobtainoptimumDCoffsetperformance,appropri-
ate PC layout techniques should be used and the filter IC
should be soldered to the PC board. A socket will degrade
the output DC offset by typically 1mV. The output DC offset
is sensitive to the coupling of the clock output pin 4 (N
package) to the negative power supply pin 3 (N package).
The negative supply pin should be well decoupled. When
the surface mount package is used, all the unused pins
should be grounded.
When the power supplies are fixed, the output DC offset
should not change by more than
±100V over 10Hz to
1MHz clock frequency variation. When the filter clock
frequency is fixed, the output DC offset will typically
change by – 4mV (2mV) when the power supply varies
from
±5V to ±7.5V (±2.5V). See Typical Performance
Characteristics.
Common Mode Rejection Ratio
The common mode rejection ratio is defined as the change
of the output DC offset with respect to the DC change of the
input voltage applied to the filter.
CMRR = 20log (
VOS OUT/VIN)(dB)
Table 3 illustrates the common mode rejection for three
power supplies and three temperatures. The common
mode rejection improves if the output offset is adjusted to
approximately 0V. The output offset can be adjusted via
pin 8 (N package) (see Typical Applications).
The above data is valid for clock frequencies up to 800kHz, 900kHz, 1MHz, for
VS = ±2.5V, ±5V, ±7.5V respectively.
Clock Feedthrough
Clock feedthrough is defined as the RMS value of the clock
frequency and its harmonics which are present at the
filter’s output pin. The clock feedthrough is tested with the
filter input grounded and it depends on the quality of the
PC board layout and power supply decoupling. Any para-
sitic switching transients, during the rise and fall of the
incoming clock, are not part of the clock feedthrough
specifications; their amplitude strongly depends on scope
probing techniques as well as ground quality and power
supply bypassing. For a power supply VS = ±5V, the clock
feedthrough of the LTC1063 is 50
VRMS; for VS = ±7.5V,
the clock feedthrough approaches 75
VRMS. Figure 8
shows a typical scope photo of the LTC1063 output pin
when the input pin is grounded. The filter cutoff frequency
was 1kHz, while scope bandwidth was chosen to be 1MHz
such as switching transients above the 100kHz clock
frequency will show.
Wideband Noise
The wideband noise of the filter is the RMS value of the
device’s output noise spectral density. The wideband
noise data is used to determine the operating signal-to-
Table 3. CMRR Data, fCLK = 100kHz
25
°C
POWER SUPPLY
VIN
–40
°C25°C85°C(VOS Nulled)
±2.5V
±1.8V
76dB
78dB
76dB
85dB
±5V
±4V
74dB
79dB
75dB
82dB
±7.5V
±6V
70dB
72dB
74dB
76dB
APPLICATIO S I FOR ATIO
WU
UU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1063CSW | IC FILTR 5TH ORDER LOWPASS16SOIC |
| LTC1065CSW | IC FILTR 5TH ORDR LOWPASS 16SOIC |
| LTC1569CS8-6#TRPBF | IC FILTER 10TH ORDR LOWPASS8SOIC |
| VE-2VY-IX-F3 | CONVERTER MOD DC/DC 3.3V 49.5W |
| LTC1569CS8-6#TR | IC FILTER LP 10TH ORD LIN 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1063MJ8 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:DC Accurate, Clock-Tunable 5th Order Butterworth Lowpass Filter |
| LTC1064 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Noise, Fast, Quad Universal Filter Building Block |
| LTC1064_09 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Noise, Fast, Quad Universal Filter Building Block |
| LTC1064-1 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Noise, 8th Order, Clock Sweepable Elliptic Lowpass Filter |
| LTC1064-1_09 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Low Noise, 8th Order, Clock Sweepable Elliptic Lowpass Filter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。