
LT6350
16
6350fb
APPLICATIONS INFORMATION
Driving the input signal sufciently beyond the power
supply rails will cause the input transistors to saturate.
When saturation occurs, the amplier loses a stage of
phase inversion and the output tries to invert. Diodes D1
and D2 (Figure 5) forward bias and hold the output within
a diode drop of the input signal. With very heavy input
overdrive the output of op amp 1 could invert. To avoid
this inversion, limit the input overdrive to 0.5V beyond
the power supply rails.
OUTPUT VOLTAGE RANGE
The outputs of the LT6350 typically swing to within 55mV
of the upper and lower supply rails when driving a purely
capacitive load such as at the switched-capacitor input
stage of a SAR ADC. The LT6350 can therefore share a
single 5V supply with the SAR ADC and drive a full 8VP-P
differential around an input common mode voltage between
2.055V and 2.945V. A modest negative supply can be
added to allow the LT6350 to swing all the way to 0V in
systems where the ADC requires a true 0V-referenced
signal or when the input common mode range of the ADC
is restricted to be lower than 2.055V. Some SAR ADCs use
2V as the input common mode voltage with a full-scale
input signal range at each input of 0V to 4V. The outputs
of the LT6350 can swing 7.78VP-P differentially around a
2V common mode voltage, which is a loss of only 0.24dB
of the full-scale range of such ADCs.
+
–
+IN1
–IN1
V+
V–
OUT2
OUT1
SHDN
+IN2
VIN
5V
0.1μF
2V
LT6350
6350 F06
+
–
CCM
RS
RFILT
RS
CDIFF
CCM
+
–
AIN
+
AIN
–
ADC
Figure 6. Driving an ADC
INTERFACING THE LT6350 TO A/D CONVERTERS
When driving an ADC, an additional single-pole passive
RC lter added between the outputs of the LT6350 and
the inputs of the ADC can sometimes improve system
performance. This is because the sampling process of ADCs
creates a charge transient at the ADC inputs that is caused
by the switching in of the ADC sampling capacitor. This
momentarily shorts the output of the amplier as charge is
transferred between amplier and sampling capacitor. For
an accurate representation of the input signal, the amplier
must recover and settle from this load transient before
the acquisition period has ended. An RC network at the
outputs of the driver helps decouple the sampling transient
of the ADC from the amplier reducing the demands on
the amplier’s output stage (see Figure 6). The resistors
at the inputs to the ADC minimize the sampling transients
that charge the RC lter capacitors.