- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30768 > LT3751IFE#TRPBF (LINEAR TECHNOLOGY CORP) 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | LT3751IFE#TRPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO20 |
| 封裝： | 4.40 MM, LEAD FREE, PLASTIC, TSSOP-20 |
| 文件頁數(shù)： | 11/34頁 |
| 文件大?。?/td> | 403K |
| 代理商： | LT3751IFE#TRPBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LT3751
19
3751fb
APPLICATIONS INFORMATION
Gate Driver Operation
The LT3751 gate driver has an internal, selectable 10.5V
or 5.6V clamp with up to 2A current capability (using
LVGATE). For 10.5V operation, tie CLAMP pin to ground,
and for 5.6V operation, tie the CLAMP pin to the VCC pin.
Choose a clamp voltage that does not exceed the NMOS
manufacturer’s maximum VGS ratings. The 5.6V clamp
can also be used to reduce LT3751 power dissipation
and increase efciency when using logic-level FETs. The
typical gate driver overshoot voltage is 0.5V above the
clamp voltage.
The LT3751’s gate driver also incorporates a PMOS pull-up
device via the LVGATE pin. The PMOS pull-up driver should
only be used for VCC applications of 8V or below. Operating
LVGATE with VCC above 8V will cause permanent damage
to the part. LVGATE is active when tied to HVGATE and
allows rail-to-rail gate driver operation. This is especially
useful for low VCC applications, allowing better NMOS
drive capability. It also provides the fastest rise times,
given the larger 2A current capability verses 1.5A when
using only HVGATE.
Output Diode Selection
The output diode(s) are selected based on the maximum
repetitive reverse voltage (VRRM) and the average forward
current (IF(AV)). The output diode’s VRRM should exceed
VOUT + N VTRANS. The output diode’s IF(AV) should exceed
IPK/2N,theaverageshort-circuitcurrent.Theaveragediode
current is also a function of the output voltage.
Table 4. Recommended Output Diodes
MANUFACTURER
PART NUMBER
IF(AV) (A)
VRRM (V)
TRR (ns)
PACKAGE
Central Semiconductor
www.centralsemi.com
CMR1U-10M
CMSH2-60M
CMSH5-40
1
2
5
1000
60
40
100
SMA
SMC
Fairchild Semiconductor
www.fairchildsemi.com
ES3J
ES1G
ES1J
3
1
600
400
600
35
SMC
SMA
On Semiconductor
www.onsemi.com
MURS360
MURA260
MURA160
3
2
1
600
75
SMC
SMA
Vishay
www.vishay.com
USB260
US1G
US1M
GURB5H60
2
1
5
600
400
1000
600
30
50
75
30
SMB
SMA
D2PAK
I
AVG =
I
PK VTRANS
2 (V
OUT + N VTRANS )
The highest average diode current occurs at low output
voltages and decreases as the output voltage increases.
Reverse recovery time, reverse bias leakage and junction
capacitance should also be considered. All affect the overall
charging efciency. Excessive diode reverse recovery
times can cause appreciable discharging of the output
capacitor, thereby increasing charge time. Choose a diode
with a reverse recovery time of less than 100ns. Diode
leakage current under high reverse bias bleeds the output
capacitor of charge and increases charge time. Choose a
diode that has minimal reverse bias leakage current. Diode
junction capacitance is reected back to the primary, and
energy is lost during the NMOS intrinsic diode conduction.
Choose a diode with minimal junction capacitance. Table 4
recommends several output diodes for various output
voltages that have adequate reverse recovery times.
Setting Current Limit
Placing a sense resistor from the positive sense pin, CSP,
to the negative sense pin, CSN, sets the maximum peak
switch current. The maximum current limit is nominally
106mV/RSENSE. The power rating of the current sense
resistor must exceed:
P
RSENSE ≥
I
2
PK RSENSE
3
V
OUT(PK)
V
OUT(PK) + N VTRANS
Additionally, there is approximately a 180ns propaga-
tion delay from the time that peak current limit is
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT3782AEFE#TR | SWITCHING CONTROLLER, PDSO28 |
| LT3782AEFE | SWITCHING CONTROLLER, PDSO28 |
| LT3782AEUFD | SWITCHING CONTROLLER, PQCC28 |
| LT4356CMS-1#TR | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10 |
| LT4356CDE-2#TR | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO12 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LT3751IUFD | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Capacitor Charger Controller with Regulation |
| LT3751IUFD#PBF | 功能描述:IC CTRLR CAP CHRGR 4.75V 20-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:手持/移動(dòng)設(shè)備 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-LLP-EP（4x4） 包裝:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名稱:LP3905SD-30DKR |
| LT3751IUFD#TRPBF | 功能描述:IC CTRLR CAP CHRGR 4.75V 20-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:手持/移動(dòng)設(shè)備 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-LLP-EP（4x4） 包裝:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名稱:LP3905SD-30DKR |
| LT3751IUFD-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Capacitor Charger Controller with Regulation |
| LT3751IUFD-TR | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Capacitor Charger Controller with Regulation |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。