- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10799 > LT1791IS#PBF (Linear Technology)IC TXRX RS485/RS422 60V 14-SOIC PDF資料下載
參數(shù)資料
| 型號： | LT1791IS#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 14/16頁 |
| 文件大小： | 0K |
| 描述： | IC TXRX RS485/RS422 60V 14-SOIC |
| 標(biāo)準(zhǔn)包裝： | 55 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | RS422，RS485 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-SOIC |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1354 (CN2011-ZH PDF) |
LT1785/LT1785A/
LT1791/LT1791A
7
178591fc
PIN FUNCTIONS
RO: Receiver Output. TTL level logic output. If the receiver
is active (RE pin low), RO is high if receiver input A ≥ B
by 200mV. If A ≤ B by 200mV, then RO will be low. RO
assumes a high impedance output state when RE is high
or the part is powered off. RO is protected from output
shorts from ground to 6V.
RE: Receiver Output Enable. TTL level logic input. A logic
low on RE enables normal operation of the receiver output
RO. A logic high level at RE places the receiver output pin
RO into a high impedance state. If receiver enable RE and
driver enable DE are both in the disable state, the circuit-
goes to a low power shutdown state. Placing either RE or
DE into its active state brings the circuit out of shutdown.
Shutdown state is not entered until a 3μs delay after both
RE and DE are disabled, allowing for logic skews in tog-
gling between transmit and receive modes of operation.
For CAN bus applications, RE should be tied low to prevent
the circuit from entering shutdown.
DE: Driver Output Enable. TTL level logic input. A logic
high on DE enables normal operation of the driver out-
puts (Y and Z on LT1791, A and B on LT1785). A logic
low level at DE places the driver output pins into a high
impedance state. If receiver enable RE and driver enable
DE are both in the disable state, the circuit goes to a low
power shutdown state. Placing either RE or DE into its
active state brings the circuit out of shutdown. Shutdown
state is not entered until a 3μs delay after both RE and DE
are disabled, allowing for logic skews in toggling between
transmit and receive modes of operation. For CAN bus
operation the DE pin is used for signal input to place the
data bus in dominant or recessive states.
DI: Driver Input. TTL level logic input. A logic high at DI
causes driver output A or Y to a high state, and output B
or Z to a low state. Complementary output states occur for
DI low. For CAN bus applications DI should be tied low.
GND: Ground.
Y: Driver Output. The Y driver output is in phase with the
driver input DI. In the LT1785 driver output Y is internally
connected to receiver input A. The driver output assumes
a high impedance state when DE is low, power is off or
thermal shutdown is activated. The driver output is pro-
tected from shorts between ±60V in both active and high
impedance modes. For CAN applications, output Y is the
CANL output node.
Z: Driver Output. The Z driver output is opposite in phase
to the driver input DI. In the LT1785 driver output Z is
internally connected to receiver input B. The driver output
assumes a high impedance state when DE is low, power
is off or thermal shutdown is activated. The driver output
is protected from shorts between ±60V in both active and
high impedance modes. For CAN applications, output Z is
the CANH output node.
A: Receiver Input. The A receiver input forces a high receiver
output when V(A) ≥ [V(B) + 200mV]. V(A) ≤ [V(B)– 200mV]
forces a receiver output low. Receiver inputs A and B are
protected against voltage faults between ±60V. The high
input impedance allows up to 128 LT1785 or LT1791
transceivers on one RS485 data bus.
The LT1785A/LT1791A have guaranteed receiver input
thresholds –200mV < VTH < 0. Receiver outputs are
guaranteed to be in a high state for 0V inputs.
B: Receiver Input. The B receiver input forces a high
receiver output when V(A) ≥ [V(B) + 200mV]. When
V(A) ≤ [V(B) – 200mV], the B receiver forces a receiver
output low. Receiver inputs A and B are protected against
voltage faults between ±60V. The high input impedance
allows up to 128 LT1785 or LT1791 transceivers on one
RS485 data bus.
The LT1785A/LT1791A have guaranteed receiver input-
thresholds –200mV < VTH < 0. Receiver outputs are
guaranteed to be in a high state for 0V inputs.
VCC: Positive Supply Input. For RS422 or RS485 operation,
4.75V ≤ VCC ≤ 5.25V. Higher VCC input voltages increase
output drive swing. VCC should be decoupled with a 0.1μF
low ESR capacitor directly at Pin 8 (VCC).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC6702ITS8#TRMPBF | IC COMP LOW VOLT TSOT23-8 |
| KSZ9021GQ | IC TXRX 10/100/1000 3.3V 128PQFP |
| VE-JN2-MW-F2 | CONVERTER MOD DC/DC 15V 100W |
| AD7111KN | IC DAC LOGARITHMIC 16-DIP |
| LTC2803IDHC#PBF | IC TXRX RS232 DUAL 16-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LT1791IS-TR | 制造商:LINER 制造商全稱:Linear Technology 功能描述:60V Fault Protected RS485/RS422 Transceivers |
| LT1791IS-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:60V Fault Protected RS485/RS422 Transceivers |
| LT1792 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual/Quad 18MHz, Low Noise, Rail-to-Rail, CMOS Op Amps |
| LT1792ACN8 | 功能描述:IC OPAMP PREC JFET LOWNOISE 8DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| LT1792ACN8#PBF | 功能描述:IC OPAMP PREC JFET LOWNOISE 8DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。