- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10792 > LT1720IS8#PBF (Linear Technology)IC COMP R-RINOUT DUAL 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | LT1720IS8#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 28/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COMP R-RINOUT DUAL 8-SOIC |
| 標準包裝： | 100 |
| 系列： | UltraFast™ |
| 類型： | 通用 |
| 元件數(shù)： | 2 |
| 輸出類型： | CMOS，滿擺幅，TTL |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 6 V |
| 電壓 - 輸入偏移（最小值）： | 3mV @ 5V |
| 電流 - 輸入偏壓（最小值）： | 6µA @ 5V |
| 電流 - 輸出（標準）： | 20mA |
| 電流 - 靜態(tài)（最大值）： | 7mA |
| CMRR, PSRR（標準）： | 70dB CMRR，80dB PSRR |
| 傳輸延遲（最大）： | 10ns |
| 磁滯： | 7mV |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 安裝類型： | 表面貼裝 |
| 包裝： | 管件 |
| 產品目錄頁面： | 1323 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁
LT1720/LT1721
9
17201fc
High Speed Design Considerations
Application of high speed comparators is often plagued
by oscillations. The LT1720/LT1721 have 4mV of internal
hysteresis, which will prevent oscillations as long as
parasitic output to input feedback is kept below 4mV.
However, with the 2V/ns slew rate of the LT1720/LT1721
outputs, a 4mV step can be created at a 100Ω input source
with only 0.02pF of output to input coupling. The pinouts
of the LT1720/LT1721 have been arranged to minimize
problems by placing the most sensitive inputs (invert-
ing) away from the outputs, shielded by the power rails.
The input and output traces of the circuit board should
also be separated, and the requisite level of isolation is
readily achieved if a topside ground plane runs between
the outputs and the inputs. For multilayer boards where
the ground plane is internal, a topside ground or supply
trace should be run between the inputs and outputs, as
illustrated in Figure 1.
APPLICATIONS INFORMATION
Although both VCC pins are electrically shorted internal to
the LT1721, they must be shorted together externally as
well in order for both to function as shields. The same is
true for the two GND pins.
The supply bypass should include an adjacent 10nF ce-
ramic capacitor and a 2.2μF tantalum capacitor no farther
than 5cm away; use more capacitance if driving more
than 4mA loads. To prevent oscillations, it is helpful to
balance the impedance at the inverting and noninverting
inputs; source impedances should be kept low, preferably
1kΩ or less.
The outputs of the LT1720/LT1721 are capable of very
high slew rates. To prevent overshoot, ringing and other
problems with transmission line effects, keep the output
traces shorter than 10cm, or be sure to terminate the lines
to maintain signal integrity. The LT1720/LT1721 can drive
DC terminations of 250Ω or more, but lower characteristic
impedance traces can be driven with series termination
or AC termination topologies.
Hysteresis
The LT1720/LT1721 include internal hysteresis, which
makes them easier to use than many other comparable
speed comparators.
The input-output transfer characteristic is illustrated in
Figure 2 showing the denitions of VOS and VHYST based
upon the two measurable trip points. The hysteresis band
makes the LT1720/LT1721 well behaved, even with slowly
moving inputs.
Figure 1. Typical Topside Metal for Multilayer PCB Layouts
17201 F01
(b)
(a)
Figure 1a shows a typical topside layout of the LT1720
on such a multilayer board. Shown is the topside metal
etch including traces, pin escape vias, and the land pads
for an SO-8 LT1720 and its adjacent X7R 10nF bypass
capacitor in a 1206 case.
The ground trace from Pin 5 runs under the device up to
the bypass capacitor, shielding the inputs from the out-
puts. Note the use of a common via for the LT1720 and
the bypass capacitor, which minimizes interference from
high frequency energy running around the ground plane
or power distribution traces.
Figure 1b shows a typical topside layout of the LT1721
on a multilayer board. In this case, the power and ground
traces have been extended to the bottom of the device
solely to act as high frequency shields between input and
output traces.
Figure 2. Hysteresis I/O Characteristics
VHYST
(= VTRIP
+ – VTRIP–)
VHYST/2
VOL
17201 F02
VOH
VTRIP
–
VTRIP
+
VIN = VIN
+ – VIN–
VTRIP
+ + VTRIP–
2
VOS =
V
OUT
0
相關PDF資料 |
PDF描述 |
|---|---|
| AD7538KRZ-REEL | IC DAC 14BIT W/BUFF 24-SOIC |
| VI-242-CU-F2 | CONVERTER MOD DC/DC 15V 200W |
| VI-BN4-MX-F2 | CONVERTER MOD DC/DC 48V 75W |
| VI-240-IW-S | CONVERTER MOD DC/DC 5V 100W |
| VI-BN4-MW | CONVERTER MOD DC/DC 48V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LT1721 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:4ns, 150MHz Dual Comparator with Independent Input/Output Supplies |
| LT1721CGN | 功能描述:IC COMP R-RINOUT QUAD 16-SSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 比較器 系列:UltraFast™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標準）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
| LT1721CGN#PBF | 功能描述:IC COMP R-RINOUT QUAD 16-SSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:UltraFast™ 標準包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標準）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標準）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| LT1721CGN#PBF | 制造商:Linear Technology 功能描述:High Speed Comparator IC |
| LT1721CGN#TR | 功能描述:IC COMP QUAD R-R 4.5NS 16SSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 比較器 系列:UltraFast™ 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標準）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
發(fā)布緊急采購，3分鐘左右您將得到回復。