- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10688 > LT1711IMS8 (Linear Technology)IC COMP R-RINOUT SINGLE 8-MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | LT1711IMS8 |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 7/12頁(yè) |
| 文件大小： | 0K |
| 描述： | IC COMP R-RINOUT SINGLE 8-MSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 系列： | UltraFast™ |
| 類(lèi)型： | 帶鎖銷(xiāo) |
| 元件數(shù)： | 1 |
| 輸出類(lèi)型： | CMOS，補(bǔ)充型，滿(mǎn)擺幅，TTL |
| 電壓 - 電源，單路/雙路(±)： | 2.4 V ~ 12 V，±2.4 V ~ 6 V |
| 電壓 - 輸入偏移（最小值）： | 5mV @ 5V |
| 電流 - 輸入偏壓（最小值）： | 5µA @ 5V |
| 電流 - 輸出（標(biāo)準(zhǔn)）： | 20mA |
| 電流 - 靜態(tài)（最大值）： | 22mA |
| CMRR, PSRR（標(biāo)準(zhǔn)）： | 75dB CMRR，85dB PSRR |
| 傳輸延遲（最大）： | 6ns |
| 磁滯： | 100mV |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 安裝類(lèi)型： | 表面貼裝 |
| 包裝： | 管件 |
4
LT1711/LT1712
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: The LT1711C/LT1712C are guaranteed to meet specified
performance from 0
°C to 70°C. They are designed, characterized and
expected to meet specified performance from – 40
°C to 85°C but are not
tested or QA sampled at these temperatures. The LT1711I/LT1712I are
guaranteed to meet specified performance from –40
°C to 85°C.
Note 3: The negative supply should not be greater than the ground pin
voltage and the maximum voltage across the positive and negative
supplies should not be greater than 12V.
Note 4: Input offset voltage (VOS) is measured with the LT1711/LT1712 in
a configuration that adds external hysteresis. It is defined as the average of
the two hysteresis trip points.
Note 5: Input bias current (IB) is defined as the average of the two input
currents.
Note 6: Propagation delay (tPD) is measured with the overdrive added to
the actual VOS. Differential propagation delay is defined as:
tPD = tPD+ – tPD–. Load capacitance is 10pF. Due to test system
requirements, the LT1711/LT1712 propagation delay is specified with a
1k
load to ground for ±5V supplies, or to mid-supply for 2.7V or 5V
single supplies.
Note 7: Latch propagation delay (tLPD) is the delay time for the output to
respond when the latch pin is deasserted. Latch setup time (tSU) is the
ELECTRICAL CHARACTERISTICS
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
AV
Small-Signal Voltage Gain
1
15
V/mV
VOH
Output Voltage Swing HIGH (Note 8)
IOUT = 1mA, VOVERDRIVE = 50mV
q
4.5
4.8
V
IOUT = 10mA, VOVERDRIVE = 50mV
q
4.3
4.6
V
VOL
Output Voltage Swing LOW (Note 8)
IOUT = – 1mA, VOVERDRIVE = 50mV
q
0.20
0.4
V
IOUT = – 10mA, VOVERDRIVE = 50mV
q
0.30
0.5
V
I+
Positive Supply Current (Per Comparator)
VOVERDRIVE = 1V
17
22
mA
q
30
mA
I–
Negative Supply Current (Per Comparator)
VOVERDRIVE = 1V
9
12
mA
q
15
mA
VIH
Latch Pin High Input Voltage
q
2.4
V
VIL
Latch Pin Low Input Voltage
q
0.8
V
IIL
Latch Pin Current
VLATCH = V+
q
15
A
tPD
Propagation Delay (Notes 6, 11)
VIN = 100mV, VOVERDRIVE = 20mV
4.5
6.0
ns
VIN = 100mV, VOVERDRIVE = 20mV
q
8.5
ns
VIN = 100mV, VOVERDRIVE = 5mV
5.5
ns
tPD
Differential Propagation Delay (Notes 6, 11)
VIN = 100mV, VOVERDRIVE = 20mV
0.5
1.5
ns
tr
Output Rise Time
10% to 90%
2
ns
tf
Output Fall Time
90% to 10%
2
ns
tLPD
Latch Propagation Delay (Note 7)
5ns
tSU
Latch Setup Time (Note 7)
1ns
tH
Latch Hold Time (Note 7)
0ns
tDPW
Minimum Latch Disable Pulse Width (Note 7)
5
ns
fMAX
Maximum Toggle Frequency
VIN = 100mVP-P Sine Wave
100
MHz
tJITTER
Output Timing Jitter
VIN = 630mVP-P (0dBm) Sine Wave, f = 30MHz
11
psRMS
The q denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C.
V+ = 5V, V– = – 5V, VCM = 0V, VLATCH = 0.8V, CLOAD = 10pF, VOVERDRIVE = 20mV, unless otherwise specified.
interval in which the input signal must remain stable prior to asserting the
latch signal. Latch hold time (tH) is the interval after the latch is asserted in
which the input signal must remain stable. Latch disable pulse width
(tDPW) is the width of the negative pulse on the latch enable pin that
latches in new data on the data inputs.
Note 8: Output voltage swings are characterized and tested at V+ = 5V and
V– = 0V. They are guaranteed by design and correlation to meet these
specifications at V– = – 5V.
Note 9: The input voltage range is tested under the more demanding
conditions of V+ = 5V and V– = –5V. The LT1711/LT1712 are guaranteed
by design and correlation to meet these specifications at V– = 0V.
Note 10: The LT1711/LT1712 voltage gain is tested at V+ = 5V and
V– = –5V only. Voltage gain at single supply V+ = 5V and V+ = 2.7V is
guaranteed by design and correlation.
Note 11: The LT1711/LT1712 tPD is tested at V+ = 5V and 2.7V with
V– = 0V. Propagation delay at V+ = 5V, V– = –5V is guaranteed by design
and correlation.
Note 12: Care must be taken to make sure that the LT1711/LT1712 do not
exceed TJMAX when operating with ±5V supplies over the industrial
temperature range. TJMAX is not exceeded for DC inputs, but supply
current increases with switching frequency (see Typical Performance
Characteristics).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1394CS8 | IC COMPARATOR LOW PWR 7NS 8-SOIC |
| LTC2435-1CGN#PBF | IC ADC DIFF I/REF 20BIT 16-SSOP |
| AD8611ARZ-REEL7 | IC COMP SGL 4NS ULTRFAST 8SOIC |
| AD7823YRZ | IC ADC 8BIT SRL 2.7/5.5V 8-SOIC |
| LTC1540IMS8#TRPBF | IC COMP NANOPOWER W/REF 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LT1711IMS8#PBF | 功能描述:IC COMP R-RINOUT SINGLE 8-MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 比較器 系列:UltraFast™ 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:通用 元件數(shù):1 輸出類(lèi)型:CMOS，開(kāi)路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標(biāo)準(zhǔn)）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標(biāo)準(zhǔn)）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類(lèi)型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:1268 (CN2011-ZH PDF) 其它名稱(chēng):*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| LT1711IMS8#PBF | 制造商:Linear Technology 功能描述:ICVOLT COMPARATORSINGLETSSOP8PINPLA 制造商:Linear Technology 功能描述:IC,VOLT COMPARATOR,SINGLE,TSSOP,8PIN,PLA |
| LT1711IMS8#TR | 功能描述:IC COMP R-RINOUT SINGLE 8-MSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 比較器 系列:UltraFast™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:通用 元件數(shù):1 輸出類(lèi)型:CMOS，推挽式，滿(mǎn)擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標(biāo)準(zhǔn)）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類(lèi)型:表面貼裝 包裝:管件 其它名稱(chēng):Q3554586 |
| LT1711IMS8#TRPBF | 功能描述:IC COMP R-RINOUT SINGLE 8-MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 比較器 系列:UltraFast™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:通用 元件數(shù):1 輸出類(lèi)型:CMOS，推挽式，滿(mǎn)擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標(biāo)準(zhǔn)）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類(lèi)型:表面貼裝 包裝:管件 其它名稱(chēng):Q3554586 |
| LT1712 | 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:Single/Dual 4.5ns, 3V/5V, Rail-to-Rail Comparators |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。