- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5854 > LT1169CS8#TR (Linear Technology)IC OPAMP JFET DUAL LONOISE 8SOIC PDF資料下載
參數(shù)資料
| 型號： | LT1169CS8#TR |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 11/12頁 |
| 文件大小： | 0K |
| 描述： | IC OPAMP JFET DUAL LONOISE 8SOIC |
| 標準包裝： | 2,500 |
| 放大器類型： | J-FET |
| 電路數(shù)： | 2 |
| 轉(zhuǎn)換速率： | 4.2 V/µs |
| 增益帶寬積： | 5.3MHz |
| 電流 - 輸入偏壓： | 4pA |
| 電壓 - 輸入偏移： | 600µV |
| 電流 - 電源： | 5.3mA |
| 電壓 - 電源，單路/雙路(±)： | ±4.5 V ~ 20 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 帶卷 (TR) |
8
LT1169
U
S
A
O
PPLICATI
WU
U
I FOR ATIO
Figure 1. Comparison of LT1169, OP215, and AD822
Input Bias Current vs Common Mode Range
SOURCE RESISTANCE (
)
100
1
10
1k
10k
1k
100M
1G
LT1169 F02
100k
100
10M
10k
1M
INPUT
NOISE
VOLTAGE
(nV/
√
H
z)
Vn = AV √Vn
2
(OP AMP) + 4kTR + 2qIBR
2
SOURCE RESISTANCE = 2RS = R
* PLUS RESISTOR
PLUS RESISTOR 1000pF CAPACITOR
RESISTOR NOISE ONLY
LT1169
LT1124*
LT1124
LT1169
LT1124
LT1169*
–
+
CS
RS
VO
Figure 2. Comparison of LT1169 and LT1124 Total Output
1kHz Voltage Noise vs Source Resistance
the total noise. This means the LT1169 is superior to most
dual JFET op amps. Only the lowest noise bipolar op amps
have the advantage at low source resistances. As the
source resistance increases from 5k to 50k, the LT1169
will match the best bipolar op amps for noise perfor-
mance, since the thermal noise of the transducer (4kTR)
begins to dominate the total noise. A further increase in
source resistance, above 50k, is where the op amp’s
current noise component (2qIBR2) will eventually domi-
nate the total noise. At these high source resistances, the
LT1169 will out perform the lowest noise bipolar op amps
due to the inherently low current noise of FET input op
amps. Clearly, the LT1169 will extend the range of high
impedance transducers that can be used for high signal-
to-noise ratios. This makes the LT1169 the best choice for
high impedance, capacitive transducers.
Optimization Techniques for Charge Amplifiers
The high input impedance JFET front end makes the
LT1169 suitable in applications where very high charge
sensitivity is required. Figure 3 illustrates the LT1169 in its
inverting and noninverting modes of operation. A charge
amplifier is shown in the inverting mode example; the gain
depends on the principal of charge conservation at the
input of the LT1169. The charge across the transducer
capacitance CS is transferred to the feedback capacitor CF
resulting in a change in voltage dV, which is equal to dQ/CF.
The gain therefore is 1 + CF/CS. For unity-gain, the CF
should equal the transducer capacitance plus the input
capacitance of the LT1169 and RF should equal RS.
In the noninverting mode example, the transducer current
is converted to a change in voltage by the transducer
capacitance, CS. This voltage is then buffered by the
LT1169 with a gain of 1 + R1/R2. A DC path is provided by
RS, which is either the transducer impedance or an
external resistor. Since RS is usually several orders of
magnitude greater than the parallel combination of R1
and R2, RB is added to balance the DC offset caused by the
noninverting input bias current and RS. The input bias
currents, although small at room temperature, can create
significant errors over increasing temperature, especially
with transducer resistances of up to 1000M
or more.
The optimum value for RB is determined by equating the
thermal noise (4kTRS) to the current noise (2qIB) times
RS2. Solving for RS results in RB = RS = 2VT/IB. A parallel
Amplifying Signals from High Impedance Transducers
The low voltage and current noise offered by the LT1169
makes it useful in a wide range of applications, especially
where high impedance, capacitive transducers are used
such as hydrophones, precision accelerometers, and
photodiodes. The total output noise in such a system is
the gain times the RMS sum of the op amp’s input referred
voltage noise, the thermal noise of the transducer, and the
op amp’s input bias current noise times the transducer
impedance. Figure 2 shows total input voltage noise
versus source resistance. In a low source resistance
(< 5k) application the op amp voltage noise will dominate
COMMON MODE RANGE (V)
–15
–100
INPUT
BIAS
CURRENT
(pA)
–60
–40
–20
0
20
40
–10
–5
05
LT1169 F01
10
60
80
100
–80
15
LT1169
AD822
CURRENT NOISE =
√2qIB
OP215
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSW-148-26-G-D | CONN HEADER 96POS .100" DL GOLD |
| 35616300029 | FUSE SLOW 6.3A 440V 6.3X32MM |
| 78207-410 | FRICTION LATCH HEADER DR R/A |
| FTS-146-03-L-D | CONN HEADER 92POS DUAL .05" T/H |
| LT1639IS#TRPBF | IC OPAMP R-R IN/OUT QUAD 14SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LT117 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Positive Adjustable Regulator |
| LT1170 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:100kHz, 5A, 2.5A and 1.25A High Efficiency Switching Regulators |
| LT1170C | 制造商:LINER 制造商全稱:Linear Technology 功能描述:100kHz, 5A, 2.5A and 1.25A High Efficiency Switching Regulators |
| LT1170CK | 制造商:Linear Technology 功能描述:Conv DC-DC Single Non-Inv/Inv/Step Up/Step Down 3V to 40V 5-Pin(4+Tab) TO-3 |
| LT1170CQ | 功能描述:IC REG MULTI CONFIG ADJ 5A D2PAK RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 開關(guān)穩(wěn)壓器 系列:- 設(shè)計資源:Design Support Tool 標準包裝:1 系列:- 類型:升壓（升壓） 輸出類型:固定 輸出數(shù):1 輸出電壓:3V 輸入電壓:0.75 V ~ 2 V PWM 型:- 頻率 - 開關(guān):- 電流 - 輸出:100mA 同步整流器:是 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-5 細型，TSOT-23-5 包裝:剪切帶 (CT) 供應(yīng)商設(shè)備封裝:TSOT-23-5 其它名稱:AS1323-BTTT-30CT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。