參數(shù)資料
型號： LSI53CF92A(64TQFP)
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù)： 89/166頁
文件大小： 1330K
代理商： LSI53CF92A(64TQFP)
SAF-TE Module
3-41
External Interrupt 0 ISR –
If compile time options enable DMA data or
commands, this ISR clears the DMA interrupt register, otherwise null
routine.
To enable DMA data (commands), the #Define parameter
DMA_DATA_IN_ENABLED must be set to TRUE prior to compilation.
Note:
If DMA data or commands are enabled, DMA interrupts are
mapped to External Interrupt 0 and SCSI data transfers are
handled by the DMA processor instead of through direct
I/O. For more information, see the description of the
External Interrupt 1 ISR and SCSI data transfer sections.
Function Name:
ir_external0()
Return Value: None.
External Interrupt 1 ISR –
Initiation of SCSI data transfers between the
host and target result in the execution of this ISR. Depending on the
#define settings, the data transfers between the Initiator and the Target
(data memory) are performed by using DMA (see Figure 2.6 in the
LSI53C040 Enclosure Services Processor Technical Manual
) or by
software using a Programmed I/O Method (see Figure 2.7 in the
LSI53C040 Enclosure Services Processor Technical Manual
).
The ISR flow diagrams (see
Figure 3.2
and
Figure 3.3
below) validate
that the Target has been selected, the bus is not busy, and the ID bit has
been set. Failure of one or more of these conditions results in two
actions: an error message is sent to TRACER, and the ISR terminates.
Next the ISR determines the Initiator SCSI ID and checks the SCSI
control lines for a parity error. If any errors occur, the ISR sends an error
message to TRACER and terminates. The SCSI attention (ATN) control
line is then tested and these results are possible:
If high, the target switches to message phase out and checks to see
if the received byte (
rcv_byte
) is an Identify (0x80).
If
rcv_byte
is an Identify (0x80), the message is saved and the
code repeats until the ATN is low.
If
rcv_byte
is not an Identify (0x80), the received byte is checked
for the following cases:
相關(guān)PDF資料
PDF描述
LSI53C1010R LSI53C1010R Ultra160 SCSI controller
LSI53C1020 LSI53C1020 PCI-X to Ultra320 SCSI Controller technical manual v2.0 6/02
LSI53C1030 LSI53C1030 PCI-X to Dual Channel Ultra320 SCSI Multifunction Controller technical manual v2.0 5/02
LSI53C120 LSI53C120 Ultra SCSI Bus Expander technical manual v1.0 8/01
LSI53C140 LSI53C140 Ultra2 SCSI Bus Expander technical manual v2.1 9/01
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LSI5464E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LSI5464E Ethernet host adapter
LSI62067A1 制造商:LSI 功能描述: 制造商:LSI Corporation 功能描述:
LSI7102LXP-LC 制造商:LSI Corporation 功能描述:PCI-X 1CH 2G FIBRE CHANNEL - Bulk
LSI7202CP-LC 制造商:LSI Corporation 功能描述:- Bulk
LSI7202XP-LC-KIT 制造商:LSI Corporation 功能描述:DUAL CHANNEL 2GB FC HBA - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*