參數(shù)資料
型號(hào): LSI53C1000
英文描述: LSI53C1000 PCI to Ultra160 SCSI Controller technical manual v2.1 2/01
中文描述: LSI53C1000 PCI到Ultra160的SCSI控制器的技術(shù)手冊(cè)2.1 2月1日
文件頁(yè)數(shù): 79/166頁(yè)
文件大小: 1330K
代理商: LSI53C1000
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)當(dāng)前第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)
SAF-TE Module
3-31
Actual data transfers over the TWS bus are accomplished by
manipulating the TWS registers. Detailed information on these registers
is contained in the
LSI53C040 Enclosure Services Processor Technical
Manual
chapter entitled “TWS Registers.” Two TWS buses are available,
and the two separate sets of registers are located at addresses 0xFD00
through 0xFDFF in the external memory map. The SAF-TE source code
uses the mappings shown in
Table 3.7
:
On a write, the TWS bus transfers data from the external memory to a
peripheral. On a read, the TWS bus transfers the measurements or data
from the peripheral to external memory. These data are then used to
update the
config
data structure. The subroutines
tws_read
and
tws_write
control all of the serial data transfers through the TWS bus and
use the algorithms in Figures 2.11 and 2.12 in the
LSI53C040 Enclosure
Services Processor Technical Manual.
All reads and writes enable the
acknowledgment (bit 0) and clear all interrupts (bit 7) prior to a data
transfer. The use of the ACK results in 9 bits being transferred for every
byte requested. The ninth bit received is checked to determine that it is
a logical 0 (ACK). If this bit is not a logical 0, the read/write subroutines
return FALSE (error) to the calling program. If the transfer completes
successfully, these subroutines return TRUE (no error).
In general, the low-level TWS data transfer subroutines return TRUE if
processing is successful (no error) and FALSE if the directive failed.
Exceptions are noted in
Table 3.8
.
Table 3.7
SAF-TE Mappings
Variable Name
Descriptions
tws_data_ptr
Pointer to the TWS Own/Clock/Data Register
tws_car_ptr
Pointer to the TWS Control Register
相關(guān)PDF資料
PDF描述
LSI53C1000R LSI53C1000R Ultra160 SCSI controller
LSI53C1010 Controller Miscellaneous - Datasheet Reference
LSI53C1010-33 LSI53C1010-33 PCI to Dual Channel Ultra160 SCSI Multifunction Controller technical manual v3.2 2/01
LSI53C1010-66 LSI53C1010-66 PCI to Dual Channel Ultra160 SCSI Multifunction Controller technical manual v2.1 2/01
LSI53CF92A(64PQFP) Controller Miscellaneous - Datasheet Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LSI53C1000-B1 制造商:LSI 功能描述: 制造商:LSI Corporation 功能描述:
LSI53C1000R 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LSI53C1000R Ultra160 SCSI controller
LSI53C1000R-456BGA 制造商:LSI Corporation 功能描述:ULTRA160 SCSI CONTROLLER
LSI53C1000R456BGALEADFREE 制造商:LSI Corporation 功能描述:
LSI53C1000R456BGALSA0756 制造商:LSI Corporation 功能描述: