參數資料
型號: LPC47N252-SD
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 外設及接口
英文描述: Advanced Notebook I/O Controller with On-Board FLASH
中文描述: MULTIFUNCTION PERIPHERAL, PQFP208
封裝: TQFP-208
文件頁數: 5/228頁
文件大?。?/td> 1269K
代理商: LPC47N252-SD
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
SMSC DS – LPC47M192
Page 5
Rev. 03/30/05
DATASHEET
7.4.6
7.5
7.6
7.7
7.7.1
7.7.2
7.7.3
7.7.4
FDC Swap Bit.........................................................................................................................................64
SERIAL
PORT
(UART)...................................................................................................................64
INFRARED
INTERFACE................................................................................................................77
MPU-401
MIDI
UART.....................................................................................................................78
Overview.................................................................................................................................................78
Host Interface .........................................................................................................................................79
MIDI Data Port........................................................................................................................................79
Status Port..............................................................................................................................................79
7.7.4.1
Bit 7 – MIDI Receive Buffer Empty...............................................................................................................79
7.7.4.2
Bit 6 – MIDI Transmit Busy...........................................................................................................................80
7.7.5
MPU-401 Command Controller ..............................................................................................................81
7.7.6
MIDI UART .............................................................................................................................................82
7.7.7
MPU-401 Configuration Registers..........................................................................................................82
7.7.7.1
Activate and I/O Base address.........................................................................................................................83
7.8
PARALLEL
PORT..........................................................................................................................83
7.8.1
IBM XT/AT Compatible, Bi-Directional and EPP Modes.........................................................................84
7.8.2
Extended Capabilities Parallel Port.........................................................................................................88
7.9
POWER
MANAGEMENT...............................................................................................................98
7.10
SERIAL
IRQ..............................................................................................................................102
7.11
8042
K
EYBOARD
C
ONTROLLER
D
ESCRIPTION
..............................................................................105
7.11.1
Keyboard Interface............................................................................................................................106
7.11.2
External Keyboard and Mouse Interface...........................................................................................107
7.11.3
Keyboard Power Management..........................................................................................................107
7.11.4
Interrupts...........................................................................................................................................108
7.11.5
Memory Configurations.....................................................................................................................108
7.11.6
Register Definitions...........................................................................................................................108
7.11.6.1
Host I/F Data Register...................................................................................................................................108
7.11.6.2
Host I/F Status Register.................................................................................................................................108
7.11.7
External Clock Signal........................................................................................................................108
7.11.8
Default Reset Conditions ..................................................................................................................109
7.11.9
Keyboard and Mouse PME Generation.............................................................................................112
7.12
GENERAL
PURPOSE
I/O.........................................................................................................113
7.12.1
GPIO Pins.........................................................................................................................................113
7.12.2
Description........................................................................................................................................114
7.12.3
GPIO Control.....................................................................................................................................115
7.12.4
GPIO Operation ................................................................................................................................116
7.12.5
GPIO PME and SMI Functionality.....................................................................................................117
7.12.6
Either Edge Triggered Interrupts.......................................................................................................118
7.12.7
LED Functionality..............................................................................................................................118
7.13
SYSTEM
MANAGEMENT
INTERRUPT
(SMI).........................................................................118
7.13.1
SMI Registers....................................................................................................................................119
7.14
PME
SUPPORT........................................................................................................................119
7.14.1
‘Wake on Specific Key’ Option..........................................................................................................120
7.15
FAN
SPEED
CONTROL
AND
MONITORING ..........................................................................121
7.15.1
Fan Speed Control............................................................................................................................121
7.15.2
Fan Speed Monitoring.......................................................................................................................122
7.16
SECURITY
FEATURE..............................................................................................................125
7.16.1
GPIO Device Disable Register Control .............................................................................................125
7.16.2
Device Disable Register....................................................................................................................125
7.17
GAME
PORT
LOGIC ................................................................................................................125
7.17.1
Power Control Register.....................................................................................................................128
7.17.2
VREF Pin ..........................................................................................................................................128
7.18
H
ARDWARE
M
ONITORING
I
NTERFACE
...........................................................................................129
7.18.1
Hardware Monitoring Interface Signal Definition...............................................................................129
7.18.2
SMBus Interface................................................................................................................................129
7.18.2.1
SMBus Slave Interface..................................................................................................................................130
7.18.3
Hardware Monitoring Block...............................................................................................................132
7.18.3.1
Input Monitoring...........................................................................................................................................132
7.18.3.2
Resetting the Hardware Monitoring Block....................................................................................................132
7.18.3.3
Reset Out Pin ................................................................................................................................................133
7.18.3.4
Monitoring Modes.........................................................................................................................................133
7.18.3.5
Interrupt Status Registers..............................................................................................................................134
7.18.3.6
Low Power Modes........................................................................................................................................134
相關PDF資料
PDF描述
LPC47N252-SG Advanced Notebook I/O Controller with On-Board FLASH
LPC47M172-NR ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
LPC47N267-MN 100 Pin LPC Notebook I/O with X-Bus Interface
LPC47N227-MN 100 Pin Super I/O with LPC Interface for Notebook Applications
LPC47N227TQFP 100 Pin Super I/O with LPC Interface for Notebook Applications
相關代理商/技術參數
參數描述
LPC47N252-SG 功能描述:輸入/輸出控制器接口集成電路 Advanced Notebook I/O Controller RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
LPC47N254-AAQ 制造商:SMSC 功能描述:
LPC47N267 制造商:SMSC 制造商全稱:SMSC 功能描述:100 Pin LPC Super I/O with X-Bus Interface
LPC47N267_05 制造商:SMSC 制造商全稱:SMSC 功能描述:100 Pin LPC Super I/O with X-Bus Interface
LPC47N267-MN 功能描述:輸入/輸出控制器接口集成電路 Notebk I/O Contrllr RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray