- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358934 > LPC47M112 (SMSC Corporation) ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE PDF資料下載
參數(shù)資料
| 型號： | LPC47M112 |
| 廠商： | SMSC Corporation |
| 英文描述： | ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE |
| 中文描述： | 增強的超級I / O控制器，LPC接口 |
| 文件頁數(shù)： | 130/228頁 |
| 文件大?。?/td> | 1269K |
| 代理商： | LPC47M112 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁當(dāng)前第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
The default power on SMBus address is 010110x binary, where x reflects the state defined by the A0 pin. The
A0/RESET#/THERM#/XNOR_OUT pin requires an external pullup resistor if the RESET# or THERM# functions are
used. This limits the SMBus address to 0101101 unless external circuitry is used to override the pull-up at power-up.
SMSC DS – LPC47M192
Page 130
Rev. 03/30/05
DATASHEET
7.18.2.1
The Hardware Monitor Block SMBus implementation is a subset of the SMBus interface to the host. The Hardware
Monitor Block is a
slave-only
SMBus device. The implementation in the Hardware Monitor Block is a subset of
SMBus since it only supports four protocols.
The Read Byte, Receive Byte, Write Byte and Send Byte protocols are the only valid SMBus protocols for the
Hardware Monitor Block. The part responds to other protocols as described in the Invalid Protocol Section. Reference
the System Management Bus Specification, Rev 1.1.
The SMBus interface is used to read and write the registers in the Hardware Monitor Block. The only valid registers
for a read or write protocol are the registers shown in the Registers Section.
SMBus Slave Interface
7.18.2.1.1 Bus Protocols
Typical Write Byte, Read Byte, Send Byte and Receive Byte protocols are shown below. Register accesses are
performed using 7-bit slave addressing, an 8-bit register address field, and an 8-bit data field. The shading indicates
the Hardware Monitor Block driving data on the SDA line; otherwise host data is on the SDA line.
The slave address is the unique SMBus Interface Address for the Hardware Monitor Block that identifies it on SMBus.
The register address field is the internal address of the register to be accessed. The register data field is the data that
the host is attempting to write to the register or the contents of the register that the host is attempting to read.
Data bytes are transferred MSB first.
When using the Hardware Monitor Block SMBus Interface, a write will always consist of the SMBus Interface Address
byte, followed by the Internal Address Register byte, then the data byte. There are two cases for a read:
1. The normal read protocol consists of a write to the Hardware Monitor Block with the SMBus Interface Address
byte, followed by the Internal Address Register byte. Then restart the Serial Communication with a Read consisting of
the SMBus Interface Address byte, followed by the data byte read from the Hardware Monitor Block. This can be
accomplished by using the Read Byte protocol or by using the Send Byte protocol followed by the Receive Byte
protocol.
2. If the Internal Address Register is known to be at the desired Address, simply read the Hardware Monitor Block
with the SMBus Interface Address byte, followed by the data byte read from the Hardware Monitor Block. This
corresponds to the Receive Byte protocol.
Write Byte
The Write Byte protocol is used to write data to the registers. The data will only be written if the protocol shown in
Table 1 is performed correctly. Only one byte is transferred at time for a Write Byte protocol.
Table 57 - SMBus Write Byte Protocol
FIELD: START
SLAVE
ADDR
7
WR
ACK
REG.
ADDR
8
ACK
REG.
DATA
8
ACK
STOP
Bits:
1
1
1
1
1
1
Read Byte
The Read Byte protocol is used to read data from the registers. The data will only be read if the protocol shown in
Table 2 is performed correctly. Only one byte is transferred at time for a Read Byte protocol.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC47M112-MC | ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE |
| LPC47M112-MW | ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE |
| LPC47N252-SD | Advanced Notebook I/O Controller with On-Board FLASH |
| LPC47N252-SG | Advanced Notebook I/O Controller with On-Board FLASH |
| LPC47M172-NR | ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC47M112_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:Enhanced Super I/O Controller with LPC Interface |
| LPC47M112-MC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| LPC47M112-MW | 功能描述:以太網(wǎng) IC Enhanced Super I/O Cntrl LPC Interface RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LPC47M133-NC | 制造商:SMSC 功能描述: |
| LPC47M140-NC | 制造商:SMSC 制造商全稱:SMSC 功能描述:128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。