- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358934 > LPC47M10X Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC47M10X |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件頁數(shù)： | 45/228頁 |
| 文件大?。?/td> | 1269K |
| 代理商： | LPC47M10X |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Data Transfer Termination
The FDC supports terminal count explicitly through the TC pin and implicitly through the underrun/overrun and end-
of-track (EOT) functions. For full sector transfers, the EOT parameter can define the last sector to be transferred in
a single or multi-sector transfer.
If the last sector to be transferred is a partial sector, the host can stop transferring the data in mid-sector, and the
FDC will continue to complete the sector as if a TC cycle was received. The only difference between these implicit
functions and TC cycle is that they return “abnormal termination” result status. Such status indications can be
ignored if they were expected.
Note that when the host is sending data to the FIFO of the FDC, the internal sector count will be complete when the
FDC reads the last byte from its side of the FIFO. There may be a delay in the removal of the transfer request signal
of up to the time taken for the FDC to read the last 16 bytes from the FIFO. The host must tolerate this delay.
SMSC DS – LPC47M192
Page 45
Rev. 03/30/05
DATASHEET
Result Phase
The generation of the interrupt determines the beginning of the result phase. For each of the commands, a defined
set of result bytes has to be read from the FDC before the result phase is complete. These bytes of data must be
read out for another command to start.
RQM and DIO must both equal “1” before the result bytes may be read. After all the result bytes have been read, the
RQM and DIO bits switch to “1” and “0” respectively, and the CB bit is cleared, indicating that the FDC is ready to
accept the next command.
Command Set/Descriptions
Commands can be written whenever the FDC is in the command phase. Each command has a unique set of needed
parameters and status results. The FDC checks to see that the first byte is a valid command and, if valid, proceeds
with the command. If it is invalid, an interrupt is issued. The user sends a Sense Interrupt Status command which
returns an invalid command error. Refer to Table 16 for explanations of the various symbols used. Table 17 lists the
required parameters and the results associated with each command that the FDC is capable of performing.
Table 16 – Description of Command Symbols
SYMBOL
C
D
D0, D1
NAME
DESCRIPTION
Cylinder Address The currently selected address; 0 to 255.
Data Pattern
The pattern to be written in each sector data field during formatting.
Drive Select 0-1
Designates which drives are perpendicular drives on the
Perpendicular Mode Command. A “1” indicates a perpendicular
drive.
Direction Control
If this bit is 0, then the head will step out from the spindle during a
relative seek. If set to a 1, the head will step in toward the spindle.
Disk Drive Select DS1 DS0 DRIVE
0 0 Drive 0
0 1 Drive 1
Special Sector
Size
bytes transferred in disk read/write commands. The sector size (N =
0) is set to 128. If the actual sector (on the diskette) is larger than
DTL, the remainder of the actual sector is read but is not passed to
the host during read commands; during write commands, the
remainder of the actual sector is written with all zero bytes. The CRC
check code is calculated with the actual sector. When N is not zero,
DTL has no meaning and should be set to FF HEX.
Enable Count
When this bit is “1” the “DTL” parameter of the Verify command
becomes SC (number of sectors per track).
Enable FIFO
This active low bit when a 0, enables the FIFO. A “1” disables the
FIFO (default).
Enable Implied
Seek
read or write command that requires the C parameter in the
command phase. A “0” disables the implied seek.
End of Track
The final sector number of the current track.
DIR
DS0, DS1
DTL
By setting N to zero (00), DTL may be used to control the number of
EC
EFIFO
EIS
When set, a seek operation will be performed before executing any
EOT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC47M182 | Microprocessor Crystal; Frequency:19.6608MHz; Frequency Tolerance:20ppm; Load Capacitance:18pF; Crystal Terminals:Radial Leaded; ESR:25ohm; Leaded Process Compatible:Yes; Mounting Type:Through Hole; No. of Pins:2 RoHS Compliant: Yes |
| LPC47N350 | LEGACY FREE KEYBOARD EMBEDDED CONTROLLER WITH SPI AND LPC DOCKING INTERFACE |
| LPC47N217 | 64 - PIN SUPUR I/O WITH LPC INTERFACE |
| LPC47N217-JN | 64 - PIN SUPUR I/O WITH LPC INTERFACE |
| LPC47N217-JV | 64 - PIN SUPUR I/O WITH LPC INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC47M10X_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:100 Pin Enhanced Super I/O Controller with LPC Interface for Consumer Applications |
| LPC47M112 | 制造商:SMSC 制造商全稱:SMSC 功能描述:Enhanced Super I/O Controller with LPC Interface |
| LPC47M112_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:Enhanced Super I/O Controller with LPC Interface |
| LPC47M112-MC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| LPC47M112-MW | 功能描述:以太網(wǎng) IC Enhanced Super I/O Cntrl LPC Interface RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。