- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385498 > LPC3230FET296 (NXP SEMICONDUCTORS) ARM926EJ-S with 256 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller, LCD controller PDF資料下載
參數(shù)資料
| 型號： | LPC3230FET296 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | ARM926EJ-S with 256 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller, LCD controller |
| 中文描述： | 32-BIT, FLASH, 266 MHz, RISC MICROCONTROLLER, PBGA296 |
| 封裝： | 15 X 15 MM, 0.70 MM PITCH, PLASTIC, MO-216, SOT1048-1, TFBGA-296 |
| 文件頁數(shù)： | 8/17頁 |
| 文件大?。?/td> | 120K |
| 代理商： | LPC3230FET296 |
ES_LPC3230
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Errata sheet
Rev. 9 — 1 June 2011
8 of 17
NXP Semiconductors
ES_LPC3230
Errata sheet LPC3230
3.3 DDR.2: DDR EMC_D[15:0] to EMC_DQS[1:0] data output set-up time,
t
su(Q)
, for MCU write to DDR provides limited timing margin
Remark:
This affects both 1.8 V mobile and 2.5 V DDR SDRAM system implementations.
Introduction:
DDR memory interface signal EMC_DQS[1:0] is source synchronous, defined to be driven
by the MCU center aligned to the data EMC_D[15:0] for writes, while driven by the DDR
memory edge aligned to the EMC_D[15:0] for reads. The basic DDR write timing is shown
in the data sheet Fig 1.
Problem:
For DDR writes the LPC3230 drives the EMC_DQS[1:0] earlier in the data valid window
than center aligned. With the EMC_CLK at 133 MHz this produces a minimum set-up time
between the EMC_D[15:0] and EMC_DQS[1:0] of 600 ps across silicon process, voltage
and temperature. Test conditions are with the EMC buffers set to fast slew rate driving
Fig 3.
128 MB DDR SDRAM example
Fig 4.
Basic DDR write timing
command
EMC_D[15:0],
EMC_DQM[1:0]
t
DQSL
t
DQSH
t
DQSS
t
h(Q)
EMC_DQS[1:0]
EMC_CLK
002aae437
WRITE
t
su(Q)
t
DSH
t
DSS
相關PDF資料 |
PDF描述 |
|---|---|
| LPC3240FET296 | ARM926EJ-S with 256 kB SRAM, USB High-speed OTG, SD-MMC, NAND flash controller, Ethernet |
| LPV531 | Programmable Micropower CMOS Input, Rail-to-Rail Output Operational Amplifier |
| LPV531MK | Programmable Micropower CMOS Input, Rail-to-Rail Output Operational Amplifier |
| LPV531MKX | Programmable Micropower CMOS Input, Rail-to-Rail Output Operational Amplifier |
| LQA48B | Cellular Phone Power Management Unit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LPC3230FET296,551 | 功能描述:ARM微控制器 - MCU ARM9 256KRAM VFP USB OTG LCD RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LPC3230FET296/01,5 | 功能描述:ARM微控制器 - MCU ARM9 VFP USB OTG Improved LCD RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LPC3230FET296/01,551 | 制造商:NXP Semiconductors 功能描述:0 |
| LPC3240 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16/32-bit ARM microcontrollers; hardware floating-point coprocessor, USB On-The-Go, and EMC memory interface |
| LPC3240FET296 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16/32-bit ARM microcontrollers; hardware floating-point coprocessor, USB On-The-Go, and EMC memory interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。