- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385497 > LPC2194HBD64 (NXP Semiconductors N.V.) Single-chip 16-32-bit microcontroller; 256 kB ISP-IAP flash with 10-bit ADC and CAN PDF資料下載
參數(shù)資料
| 型號： | LPC2194HBD64 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學處理器 |
| 英文描述： | Single-chip 16-32-bit microcontroller; 256 kB ISP-IAP flash with 10-bit ADC and CAN |
| 封裝： | LPC2194HBD64/01<SOT314-2 (LQFP64)|<<http://www.nxp.com/packages/SOT314-2.html<1<Always Pb-free,; |
| 文件頁數(shù)： | 21/41頁 |
| 文件大?。?/td> | 215K |
| 代理商： | LPC2194HBD64 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
LPC2194
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 14 June 2011
21 of 41
NXP Semiconductors
LPC2194
Single-chip 16/32-bit microcontroller
Remark:
Devices without the /00 or /01 suffixes have only a security level equivalent to
CRP2 available.
6.18.5
External interrupt inputs
The LPC2194 include up to nine edge or level sensitive External Interrupt Inputs as
selectable pin functions. When the pins are combined, external events can be processed
as four independent interrupt signals. The External Interrupt Inputs can optionally be used
to wake-up the processor from Power-down mode.
6.18.6
Memory mapping control
The Memory Mapping Control alters the mapping of the interrupt vectors that appear
beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip
flash memory, or to the on-chip SRAM. This allows code running in different memory
spaces to have control of the interrupts.
6.18.7
Power control
The LPC2194 support two reduced power modes: Idle mode and Power-down mode. In
Idle mode, execution of instructions is suspended until either a Reset or interrupt occurs.
Peripheral functions continue operation during Idle mode and may generate interrupts to
cause the processor to resume execution. Idle mode eliminates power used by the
processor itself, memory systems and related controllers, and internal buses.
In Power-down mode, the oscillator is shut down and the chip receives no internal clocks.
The processor state and registers, peripheral registers, and internal SRAM values are
preserved throughout Power-down mode and the logic levels of chip output pins remain
static. The Power-down mode can be terminated and normal operation resumed by either
a Reset or certain specific interrupts that are able to function without clocks. Since all
dynamic operation of the chip is suspended, Power-down mode reduces chip power
consumption to nearly zero.
A Power Control for Peripherals feature allows individual peripherals to be turned off if
they are not needed in the application, resulting in additional power savings.
6.18.8
APB
The APB divider determines the relationship between the processor clock (CCLK) and the
clock used by peripheral devices (PCLK). The APB divider serves two purposes. The first
is to provide peripherals with the desired PCLK via APB so that they can operate at the
speed chosen for the ARM processor. In order to achieve this, the APB may be slowed
down to
1
2
to
1
4
of the processor clock rate. Because the APB must work properly at
power-up (and its timing cannot be altered if it does not work since the APB divider control
registers reside on the APB), the default condition at reset is for the APB to run at
1
4
of the
processor clock rate. The second purpose of the APB divider is to allow power savings
CAUTION
If level three Code Read Protection (CRP3) is selected, no future factory testing can be
performed on the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC2210FBD144 | 16-32-bit ARM microcontrollers; flashless, with 10-bit ADC and external memory interface |
| LPC2220FET144 | 16-32-bit ARM microcontrollers; flashless, with 10-bit ADC and external memory interface |
| LPC2212FBD144 | Single-chip 16-32-bit ARM microcontrollers; 128-256 kB ISP-IAP flash with 10-bit ADC and external memory interface |
| LPC2214FBD144 | Single-chip 16-32-bit ARM microcontrollers; 128-256 kB ISP-IAP flash with 10-bit ADC and external memory interface |
| LPC2290FBD144 | 16-32-bit ARM microcontroller with CAN, 10-bit ADC and external memory interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC2194HBD64,151 | 功能描述:ARM微控制器 - MCU PREF PART LPC2194HBD64/01-S RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LPC2194HBD64/00 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16/32-bit microcontroller; 256 kB ISP/IAP flash with 10-bit ADC and CAN |
| LPC2194HBD64/01 | 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-64 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-64, Controller Family/Series:LPC2100, Core Size:16 制造商:NXP Semiconductors 功能描述:MCU, 16BIT/32BIT, 60MHZ, LQFP-64, Controller Family/Series:LPC2100, Core Size:16bit / 32bit, No. of I/O's:46, Supply Voltage Min:1.65V, Supply Voltage Max:1.95V, Digital IC Case Style:LQFP, No. of Pins:64, Program Memory Size:256KB, |
| LPC2194HBD64/01,15 | 功能描述:ARM微控制器 - MCU ARM7 256KF/16KR/CAN RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風格:SMD/SMT |
| LPC2194HBD64/0115 | 制造商:NXP Semiconductors 功能描述:MCU ARM7 64LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。