- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385496 > LPC1224FBD48 (NXP Semiconductors N.V.) Cortex-M0 with up to 48 kB flash, 4 kB SRAM, RTC, comparator, 10-bit ADC, CRC, DMA and more PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC1224FBD48 |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 數(shù)學(xué)處理器 |
| 英文描述： | Cortex-M0 with up to 48 kB flash, 4 kB SRAM, RTC, comparator, 10-bit ADC, CRC, DMA and more |
| 中文描述： | Cortex-MO，最大48kB 閃存，4kB靜態(tài)隨機(jī)存儲(chǔ)器，時(shí)鐘芯片，比較器，10位ADC,CRC檢測(cè)，內(nèi)存直接存取 |
| 封裝： | LPC1224FBD48/101<SOT313-2 (LQFP48)|<<http://www.nxp.com/packages/SOT313-2.html<1<Always Pb-free,;LPC1224FBD48/221<SOT313-2 (LQFP48)|<<http://www.nxp.com/packages/SOT313-2 |
| 文件頁數(shù)： | 26/61頁 |
| 文件大?。?/td> | 480K |
| 代理商： | LPC1224FBD48 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
LPC122X
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 26 August 2011
26 of 61
NXP Semiconductors
LPC122x
32-bit ARM Cortex-M0 microcontroller
In Sleep mode, execution of instructions is suspended until either a reset or interrupt
occurs. Peripheral functions continue operation during Sleep mode and may generate
interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic
power used by the processor itself, memory systems and related controllers, and internal
buses.
7.18.5.2
Deep-sleep mode
In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut
down. As an exception, the user has the option to keep the watchdog oscillator and the
BOD circuit running for self-timed wake-up and BOD protection. Deep-sleep mode allows
for additional power savings.
The GPIO pins PIO0_0 to PIO0_11 (up to 12 pins total) and the RTC match interrupt can
serve as a wake-up input to the start logic to wake up the chip from Deep-sleep mode.
Unless the watchdog oscillator is selected to run in Deep-sleep mode, the clock source
should be switched to IRC before entering Deep-sleep mode, because the IRC can be
switched on and off glitch-free.
7.18.5.3
Deep power-down mode
In Deep power-down mode, power is shut off to the entire chip with the exception of the
Real Time Clock, the four general-purpose registers, and the WAKEUP pin. The LPC122x
can wake up from Deep power-down mode via the WAKEUP pin or the RTC match
interrupt.
When entering Deep power-down mode, an external pull-up resistor is required on the
WAKEUP pin to hold it HIGH. The RESET pin must also be held HIGH to prevent it from
floating while in Deep power-down mode.
7.19 System control
7.19.1
Start logic
The start logic connects external pins to corresponding interrupts in the NVIC. Each pin
shown in
Table 3
as input to the start logic has an individual interrupt in the NVIC interrupt
vector table. The start logic pins can serve as external interrupt pins when the chip is
running. In addition, an input signal on the start logic pins can wake up the chip from
Deep-sleep mode when all clocks are shut down.
The start logic must be configured in the system configuration block and in the NVIC
before being used.
7.19.2
Reset
Reset has four sources on the LPC122x: the RESET pin, the Watchdog reset, power-on
reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt
trigger input pin. Assertion of chip reset by any source, once the operating voltage attains
a usable level, starts the IRC and initializes the flash controller.
When the internal Reset is removed, the processor begins executing at address 0, which
is initially the Reset vector mapped from the boot block. At that point, all of the processor
and peripheral registers have been initialized to predetermined values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC12D27FBD100 | 32-bit ARM Cortex-M0 microcontroller; 128 kB flash and 8 kB SRAM; 4 x 40 segment LCD driver |
| LPC1751FBD80 | Cortex-M3 with 32 kB flash, 8 kB SRAM, USB 2.0 Device, CAN, 12-bit ADC |
| LPC2101FBD48 | Single-chip 16-bit-32-bit microcontrollers; 8 kB-16 kB-32 kB flash with ISP-IAP, fast ports and 10-bit ADC |
| LPC2102FBD48 | Single-chip 16-bit-32-bit microcontrollers; 8 kB-16 kB-32 kB flash with ISP-IAP, fast ports and 10-bit ADC |
| LPC2102FHN48 | Single-chip 16-bit-32-bit microcontrollers; 8 kB-16 kB-32 kB flash with ISP-IAP, fast ports and 10-bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC1224FBD48/101 | 制造商:NXP Semiconductors 功能描述:MCU 32K FLASH CORTEX-M0 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 32K FLASH, CORTEX-M0, 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 32K FLASH, CORTEX-M0, 48LQFP; Controller Family/Series:LPC1200; Core Size:32bit; No. of I/O's:39; Supply Voltage Min:3V; Supply Voltage Max:3.6V; Digital IC Case Style:LQFP; No. of Pins:48; Program Memory Size:32KB; RAM Memory ;RoHS Compliant: Yes |
| LPC1224FBD48/101,1 | 功能描述:ARM微控制器 - MCU CORTEX M0 32K FL 4K DMA CRC ADC COMPARTR RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC1224FBD48/101,151 | 制造商:NXP Semiconductors 功能描述:Bulk |
| LPC1224FBD48/1011 | 制造商:NXP Semiconductors 功能描述:LPC1224FBD48/LQFP48/TRAYB//101 |
| LPC1224FBD48/121 | 制造商:NXP Semiconductors 功能描述:MCU 48K FLASH CORTEX-M0 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 48K FLASH, CORTEX-M0, 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 48K FLASH, CORTEX-M0, 48LQFP; Controller Family/Series:LPC1200; Core Size:32bit; No. of I/O's:39; Supply Voltage Min:3V; Supply Voltage Max:3.6V; Digital IC Case Style:LQFP; No. of Pins:48; Program Memory Size:48KB; RAM Memory ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。