參數(shù)資料
型號(hào): LP62S2048AX-55LLT
廠商: AMIC Technology Corporation
英文描述: CAC 3C 3#12 PIN PLUG
中文描述: 256K × 8位低電壓CMOS的SRAM
文件頁數(shù): 4/17頁
文件大?。?/td> 190K
代理商: LP62S2048AX-55LLT
LP62S2048A-I Series
PRELIMINARY
(June, 2002, Version 0.0)
12
AMIC Technology, Inc.
AC Test Conditions
Input Pulse Levels
0.4V to 2.4V
Input Rise and Fall Time
5 ns
Input and Output Timing Reference Levels
1.5V
Output Load
See Figures 1 and 2
30pF
* Including scope and jig.
CL
TTL
5pF
CL
TTL
Figure 1. Output Load
Figure 2. Output Load for tCLZ1,
tCLZ2, tOHZ, tOLZ, tCHZ1,
tCHZ2, tWHZ, and tOW
Data Retention Characteristics (TA = -40
°C to 85°C)
Symbol
Parameter
Min.
Max.
Unit
Conditions
VDR1
2.0
3.3
V
CE1
≥ VCC - 0.2V
VDR2
VCC for Data Retention
2.0
3.3
V
CE2
≤ 0.2V,
ICCDR1
-
5**
A
VCC = 2.0V,
CE1
≥ VCC - 0.2V,
VIN
≥ 0V
ICCDR2
Data Retention Current
-
5**
A
VCC = 2.0V,
CE2
≤ 0.2V,
VIN
≥ 0V
tCDR
Chip Disable to Data Retention Time
0
-
ns
tR
Operation Recovery Time
tRC
-
ns
See Retention Waveform
tVR
VCC Rising Time from Data Retention Voltage
to Operating Voltage
5
-
ms
** LP62S2048A-55LLI/70LLI
ICCDR: max.
1
A at TA = 0°C to + 40°C
相關(guān)PDF資料
PDF描述
LP62S4096EU-70LLT 512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S4096EV-55LLI 512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S4096EV-55LLT 512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S4096EV-70LLI 512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S4096EX-55LLI 512K X 8 BIT LOW VOLTAGE CMOS SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LP62S2048AX-70LLI 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S2048AX-70LLT 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S2048-I 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S2048M-10LI 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S2048M-10LLI 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 BIT LOW VOLTAGE CMOS SRAM