- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299411 > LP62S16256FV-55LLI (AMIC Technology Corporation) 256K X 16 BIT LOW VOLTAGE CMOS SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | LP62S16256FV-55LLI |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| 中文描述： | 256 × 16位低電壓CMOS的SRAM |
| 文件頁數(shù)： | 13/15頁 |
| 文件大?。?/td> | 167K |
| 代理商： | LP62S16256FV-55LLI |
LP62S16256E-I Series
(January, 2002, Version 2.0)
6
AMIC Technology, Inc.
AC Characteristics (TA = -40
°C to +85°C, VCC = 2.7V to 3.6V)
Symbol
Parameter
LP62S16256E-55LLI
LP62S16256E-70LLI
Unit
Min.
Max.
Min.
Max.
Read Cycle
tRC
Read Cycle Time
55
-
70
-
ns
tAA
Address Access Time
-
55
-
70
ns
tACE
Chip Enable Access Time
-
55
-
70
ns
tBE
Byte Enable Access Time
-
55
-
70
ns
tOE
Output Enable to Output Valid
-
30
-
35
ns
tCLZ
Chip Enable to Output in Low Z
10
-
10
-
ns
tBLZ
Byte Enable to Output in Low Z
10
-
10
-
ns
tOLZ
Output Enable to Output in Low Z
5
-
5
-
ns
tCHZ
Chip Disable to Output in High Z
-
20
-
25
ns
tBHZ
Byte Disable to Output in High Z
-
20
-
25
ns
tOHZ
Output Disable to Output in High Z
-
20
-
25
ns
tOH
Output Hold from Address Change
5
-
5
-
ns
Write Cycle
tWC
Write Cycle Time
55
-
70
-
ns
tCW
Chip Enable to End of Write
50
-
60
-
ns
tBW
Byte Enable to End of Write
50
-
60
-
ns
tAS
Address Setup Time
0
-
0
-
ns
tAW
Address Valid to End of Write
50
-
60
-
ns
tWP
Write Pulse Width
40
-
50
-
ns
tWR
Write Recovery Time
0
-
0
-
ns
tWHZ
Write to Output in High Z
-
25
-
25
ns
tDW
Data to Write Time Overlap
25
-
30
-
ns
tDH
Data Hold from Write Time
0
-
0
-
ns
tOW
Output Active from End of Write
5
-
5
-
ns
Note: tCHZ, tBHZ and tOHZ and tWHZ are defined as the time at which the outputs achieve the open circuit condition and are
not referred to output voltage levels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP62S16256FV-55LLIF | 256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256FV-70LLI | 256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256FV-70LLIF | 256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256FV-70LLT | 256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256FV-I | 256K X 16 BIT LOW VOLTAGE CMOS SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP62S16256FV-55LLIF | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256FV-70LLI | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256FV-70LLIF | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256FV-70LLT | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 BIT LOW VOLTAGE CMOS SRAM |
| LP62S16256FV-I | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16 BIT LOW VOLTAGE CMOS SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。