- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358907 > LP2975AIMMX-3.3 (NATIONAL SEMICONDUCTOR CORP) Quadruple 2-Input Exclusive-OR Gates 14-TVSOP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | LP2975AIMMX-3.3 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | Quadruple 2-Input Exclusive-OR Gates 14-TVSOP -40 to 85 |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO8 |
| 封裝： | MINI, SOP-8 |
| 文件頁數(shù)： | 13/19頁 |
| 文件大?。?/td> | 715K |
| 代理商： | LP2975AIMMX-3.3 |
Application Hints
(Continued)
R
EQ
= (R2 x 24k) / (R2 + 24k)
It follows that the output voltage will be:
V
OUT
= 1.24 [ (R1 / R
EQ
) + 1]
Some important considerations for an adjustable design:
The tolerance of the internal 24 k
resistor is about
±
20%.
Also, its temperature coefficient is almost certainly different
than the TC of the external resistor that is used for R2.
For these reasons, it is recommended that R2 be set at a
value that is not greater than 1.2k. In this way, the value of
R2 will dominate R
, and the tolerance and TC of the inter-
nal 24k resistor will have a negligible effect on output voltage
accuracy.
To determine the value for R1:
R1 = R
EQ
[ (V
OUT
/ 1.24) 1]
External Capacitors (Adjustable Application)
All information in the previous section EXTERNAL CAPACI-
TORS applies to the adjustable application with the excep-
tion of how to select the value of the feed-forward capacitor.
The feed-forward capacitor C
in the adjustable application
(see Typical Application Circuit) performs exactly the same
function as described in the previous section FEEDFOR-
WARD CAPACITOR. However, because R1 is user-
selected, a different formula must be used to determine the
value of C
C
:
C
C
= 1 / (2
π
x R1 x f
zf
)
As stated previously, the optimal frequency at which to place
the zero f
zf
is usually between 5 kHz and 50 kHz.
OPTIMIZING DESIGN STABILITY
Because the LP2975 can be used with a variety of different
applications, there is no single set of components that are
best suited to every design. This section provides informa-
tion which will enable the designer to select components that
optimize stability (phase margin) for a specific application.
Gate Capacitance
An important consideration of a design is to identify the fre-
quency of the pole which results from the capacitance of the
Gate of the FET (this pole will be referred to as
f
). As f
pg
gets closer to the loop crossover frequency, the phase mar-
gin is reduced. Information will now be provided to allow the
total Gate capacitance to be calculated so that f
pg
can be ap-
proximated.
The first step in calculating fp is to determine how much
ef-
fective Gate capacitance (C
EFF
)
is present. The formula for
calculating C
EFF
is:
C
EFF
= C
GS
+ C
GD
[1 + G
m
(R
L
/ / ESR) ]
Where:
C
is the
Gate-to-Source capacitance,
which is found
from the values (refer to FET data sheet for values of C
ISS
and C
RSS
):
C
GS
= C
ISS
C
RSS
G
GD
is the
Gate-to-Drain capacitance,
which is equal to:
C
GD
= C
RSS
G
is the
transconductance of the FET.
The FET data
sheet specifies forward transconductance (G
) at some
value of drain current (defined as I
). To find Gm at the de-
sired value of load current (defined as I
L
), use the formula:
G
m
= G
fs
x (I
L
/ I
D
)
1/2
Where:
R
L
is the
load resistance.
ESR
is the
equivalent series resistance
of the output ca-
pacitor.
The term
R
L
/ / ESR
is defined as:
(R
L
x ESR) / (R
L
+ ESR)
It can be seen from these equations that C
varies with R
L
.
To get the worst-case (maximum) value for C
, use the
maximum value of load current, which also means the mini-
mum value of load resistance R
. It should be noted that in
most cases, the ESR is the dominant term which determines
the value of R
L
/ / ESR.
Gate Capacitance Pole Frequency (f
pg
)
The pole frequency resulting from the Gate capacitance
C
EFF
is defined as
f
pg
and can be approximated from:
f
pg
0.16 / (R
O
x C
EFF
)
Where:
R
is the
output impedance of the LP2975
Gate pin which
drives the Gate of the FET. It is important to note that R
is
a function of input supply voltage (see graph GATE PIN
OUTPUT IMPEDANCE). As shown, the minimum value of
R
O
is about 550
@
V
IN
= 24V, increasing to about 1.55 k
@
V
IN
= 3V.
Using the equation for f
, a family of curves are provided
showing how f
varies with C
EFF
for several values of R
O
(see graph f
pg
vs. C
EFF
):
Gate Pin Output Impedance
DS100034-20
f
pg
vs. C
EFF
DS100034-21
www.national.com
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LP2975IMM-3.3 | MOSFET LDO Driver/Controller |
| LP2975IMMX-12 | Quadruple 2-Input Exclusive-OR Gates 14-SOIC -40 to 85 |
| LP2975IMMX-3.3 | Quadruple 2-Input Exclusive-OR Gates 14-SOIC -40 to 85 |
| LP2975AIMM-5.0 | MOSFET LDO Driver/Controller |
| LP2975IMM-5.0 | MOSFET LDO Driver/Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP2975AIMMX-5.0 | 功能描述:低壓差穩(wěn)壓器 - LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| LP2975AIMMX-5.0/NOPB | 功能描述:低壓差穩(wěn)壓器 - LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| LP2975IMM-12/NOPB | 功能描述:IC REG CTRLR SGL 12V 8-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性晶體管驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:More Information on LDOs 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:正，固定式 輸出數(shù):2 輸出電壓:2.8V，3.3V 電流 - 電源:12mA 輸入電壓:5 V ~ 22 V 工作溫度:0°C ~ 70°C 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| LP2975IMM-3.3 | 功能描述:低壓差穩(wěn)壓器 - LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| LP2975IMM-3.3/NOPB | 功能描述:低壓差穩(wěn)壓器 - LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。