![](http://datasheet.mmic.net.cn/230000/LMX9820_datasheet_15593848/LMX9820_9.png)
Revision 1.0
9
www.national.com
L
6.0 Electrical Specifications
(Continued)
NOTE: The voltage regulators are optimized for the internal
operation of the LMX9820. As any noise or coupling into
those can have influence on the radio performance, it is
highly recommended to have no additional load on those
outputs.
6.2 DC CHARACTERISTICS
Table 12. Power Supply Requirements
1,2,3
Symbol
Parameter
Min
Typ
Max
Unit
I
CC-TX
Power supply current for continous transmit
56
80
mA
I
CC-RX
Power supply current for continous receive
62
78
mA
I
RXSL
Receive Data in SPP Link, Slave
4
33
mA
I
RXM
Receive Data in SPP Link, Master
4
27
mA
I
SnM
Sniff Mode, Sniffintervall 1 second
4
12.3
mA
I
SC-TLDIS
Scanning, No Active Link, TL Disabled
4
7
mA
I
Idle
Idle, Scanning Disabled, TL Disabled
4
5.7
mA
1.
2.
3.
4.
Power supply requirements based on Class II output power.
VCC = 3.0V, IOVCC = 3.3V, Ambient Temperature = +25 °C.
Based on UART Baudrate 115.2kbit/s.
Average values
Table 13. Digital DC Characteristics
Symbol
Parameter
Condition
Min
Max
Units
VCC
Core Logic Supply Voltage
2.85
3.6
V
IOVCC
IO Supply Voltage
2.85
3.6
V
V
IH
Logical 1 Input Voltage
0.7*IOVCC
IOVCC + 0.5
V
V
IL
Logical 0 Input Voltage
-0.5
0.2*IOVCC
V
V
XL21
32.768kHz Logical 0 Input Voltage
External 32.768kHz clock
-0.5
0.3*IOVCC
V
V
XH21
32.768kHz Logical 1 Input Voltage
External 32.768kHz clock
0.7*IOVCC
IOVCC + 0.5
V
V
HYS
Hysteresis Loop Width
2
0.1*IOVCC
V
I
OH
Logical 1 Output Current
V
OH
= 1.8V,
IOVCC = 2.25V
-1.6
mA
I
OL
Logical 0 Output Current
V
OL
= 0.45V,
IOVCC = 2.25V
1.6
mA
I
OHW
Weak Pull-up Current
V
OH
= 1.8V,
IOVCC = 2.25V
-10
μA
I
IH
High-level Input Current
V
IH
= IOVCC = 2.85V
- 1.0
1.0
μA
I
IL3
Low-level Input Current
V
IL
= 0
- 1.0
1.0
μA
I
L
High Impedance Input Leakage
Current
0V
≤
V
IN
≤
IOVCC
-2.0
2.0
μA
I
O(Off)
Output Leakage Current (I/O pins in
input mode)
0V
≤
V
OUT
≤
VCC
-2.0
2.0
μA
1.
2.
3.
Not supported, please place pad and leave unconnected.
Guaranteed by design.
Limit for I
IL
for the pins Reset_b#, Pl1_RFCE_TP & VDD_DIG_PWR_D# is +/-3uA.