- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361044 > LMX2354TM (NATIONAL SEMICONDUCTOR CORP) PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號： | LMX2354TM |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2500 MHz, PDSO24 |
| 封裝： | PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 14/23頁 |
| 文件大小： | 403K |
| 代理商： | LMX2354TM |
Programming Description
(Continued)
4.1.3 15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)
(IF_R[2]–IF_R[16])
IF_R_CNTR/RF_R_CNTR
9
8
Divide
Ratio
3
4
32,767
Notes
: Divide ratio: 3 to 32,767 (Divide ratios less than 3 are prohibited).
RF_R_CNTR/IF_R_CNTR These bits select the divide ratio of the programmable reference dividers.
14
13
12
11
10
7
6
5
4
3
2
1
0
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
1
1
1
0
1
1
0
1
4.1.4 IF_CP_WORD
(IF_R[17]–IF_R[18])
CP_GAIN_8
IF_PD_POL
BIT
LOCATION
IF_R [18]
FUNCTION
IF Charge Pump
Current Gain
IF Phase Detector
Polarity
0
1
CP_GAIN_8
1X
8X
IF_PD_POL
IF_R [17]
Negative
Positive
CP_GAIN_8
is used to toggle the IF charge pump current magnitude between 1X mode (100 μA typical) and 8X mode (800 μA
typical).
IF_PD_POL
is set to one when IF VCO characteristics are positive. When IF VCO frequency decreases with increasing control
voltage IF_PD_POL should set to 0.
4.1.5 FoLD* Programming Truth Table
(IF_R[19]–IF_R[21])
FoLD
0 0 0
1 0 0
0 1 0
1 1 0
0 0 1
1 0 1
0 1 1
1 1 1
Fo/LD OUTPUT STATE
IF and RF Analog Lock Detect
IF Digital Lock Detect
RF Digital Lock Detect
IF and RF Digital Lock Detect
IF R counter
IF N counter
RF R counter
RF N counter
*FoLD - Fout/Lock Detect PROGRAMMING BITS
4.2 RF_R Register
If the Control Bits (CTL [1:0]) are 1 0, data is transferred from the 24-bit shift register into the RF_R register latch which sets the
RF PLL’s 15-bit R counter divide ratio. The divide ratio is programmed using the RF_R_CNTR word as shown in table 4.1.3. The
divide ratio must be
≥
3. The bits used to control the voltage doubler (V2_EN) and RF Charge Pump (RF_CP_WORD) are
detailed in 4.2.2.
MSB
DLL_MODE
23
LSB
0
0
V2_EN
RF_CP_WORD [4:0]
22 21
RF_R_CNTR [14:0]
17 16
1
2 1
L
www.national.com
14
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2354 | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2355TM | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2354SLB | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2355SLB | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2430 | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2354TM | 制造商:Texas Instruments 功能描述:2.5GHZ/550MHZ PLL 2354 TSSOP24 |
| LMX2354TM/NOPB | 功能描述:IC PLATINUM SYNTHESIZER 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2354TMX/NOPB | 功能描述:IC FREQ SYNTH 2.5GHZ 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2355SLB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2355TM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。