- 您現(xiàn)在的位置：買賣IC網 > PDF目錄361044 > LMX2354 (National Semiconductor Corporation) PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號： | LMX2354 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| 中文描述： | PLLatinum小數(shù)分頻射頻/中頻整數(shù)雙低功耗頻率合成器? |
| 文件頁數(shù)： | 3/23頁 |
| 文件大小： | 403K |
| 代理商： | LMX2354 |
Pin Descriptions
Pin No. for
TSSOP
Package
1
2
Pin No. for
CSP
Package
24
1
Pin
Name
I/O
Description
OUT0
V
CC
RF
O
—
Programmable CMOS output. Level of the output is controlled by IF_N [17] bit.
RF PLL power supply voltage input. Must be equal to Vcc
IF
. May range from
2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this
pin and be connected directly to the ground plane.
Power supply for RF charge pump. Must be
≥
V
CC
RF
and V
CC
IF
.
RF charge pump output. Connected to a loop filter for driving the control input
of an external VCO.
Ground for RF PLL digital circuitry.
RF prescaler input. Small signal input from the VCO.
RF prescaler complimentary input. A bypass capacitor should be placed as
close as possible to this pin and be connected directly to the ground plane.
Ground for RF PLL analog circuitry.
Dual mode oscillator output or RF R counter input. Has a V
CC
/2 input threshold
when configured as an input and can be driven from an external CMOS or TTL
logic gate.
Oscillator input which can be configured to drive both the IF and RF R counter
inputs or only the IF R counter depending on the state of the OSC
programming bit. (See functional description 1.1 and programming description
3.1.)
Multiplexed output of N or R divider and RF/IF lock detect. CMOS output. (See
programming description 3.1.5.)
RF PLL Enable. Powers down RF N and R counters, prescaler, and
TRI-STATE
charge pump output when LOW. Bringing RF_EN high powers up
RF PLL depending on the state of RF_CTL_WORD. (See functional description
1.9.)
IF PLL Enable. Powers down IF N and R counters, prescaler, and TRI-STATE
charge pump output when LOW. Bringing IF_EN high powers up IF PLL
depending on the state of IF_CTL_WORD. (See functional description 1.9.)
High impedance CMOS Clock input. Data for the various counters is clocked
into the 24-bit shift register on the rising edge.
Binary serial data input. Data entered MSB first. The last two bits are the
control bits. High impedance CMOS input.
Load Enable high impedance CMOS input. Data stored in the shift registers is
loaded into one of the 4 internal latches when LE goes HIGH. (See functional
description 1.7.)
Ground for IF analog circuitry.
IF prescaler complimentary input. A bypass capacitor should be placed as
close as possible to this pin and be connected directly to the ground plane.
IF prescaler input. Small signal input from the VCO.
Ground for IF digital circuitry.
IF charge pump output. For connection to a loop filter for driving the input of an
external VCO.
Power supply for IF charge pump. Must be
≥
V
CC
RF
and V
CC
IF
.
IF power supply voltage input. Must be equal to V
CC
RF
. Input may range from
2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this
pin and be connected directly to the ground plane.
Programmable CMOS output. Level of the output is controlled by IF_N [18] bit.
3
4
2
3
V
P
RF
CP
o
RF
—
O
5
6
7
4
5
6
GND
fin RF
fin RF
—
I
I
8
9
7
8
GND
OSC
RF
—
I
10
9
OSC
IF
I
11
10
Fo/LD
O
12
11
RF_EN
I
13
12
IF_EN
I
14
13
CLOCK
I
15
14
DATA
I
16
15
LE
I
17
18
16
17
GND
fin IF
—
I
19
20
21
18
19
20
fin IF
GND
CPo
IF
I
—
O
22
23
21
22
V
PIF
V
CC
IF
—
—
24
23
OUT1
O
L
www.national.com
3
相關PDF資料 |
PDF描述 |
|---|---|
| LMX2355TM | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2354SLB | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2355SLB | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2430 | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2433TM | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2354SLB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2354SLBX | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| LMX2354SLBX/NOPB | 功能描述:IC FREQ SYNTH DUAL 24-LAMCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| LMX2354SLDX | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| LMX2354SLEX | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。