參數(shù)資料
型號(hào): LMX2335UTMX
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: XO, clock
英文描述: PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
中文描述: PLL FREQUENCY SYNTHESIZER, 1200 MHz, PDSO16
封裝: PLASTIC, TSSOP-16
文件頁(yè)數(shù): 12/48頁(yè)
文件大?。?/td> 3127K
代理商: LMX2335UTMX
Electrical Characteristics
(Continued)
V
CC
= V
P
RF1 = V
P
RF2 = 3.0V, 40C
T
A
+85C, unless otherwise specified
Symbol
Parameter
Conditions
Value
Typ
Units
Min
Max
PHASE NOISE CHARACTERISTICS
L
N
(f) RF2
RF2 Synthesizer Normalized Phase
Noise Contribution
(Note 10)
L(f) RF2
RF2 Synthesizer
Single Side Band
Phase Noise
Measured
TCXO Reference Source
ID
o
RF2 Bit = 1
-212.0
dBc/
Hz
LMX2335U
f
IN
RF2 = 900 MHz
f = 1 kHz Offset
F
φ
RF2
= 200 kHz
Loop Bandwidth = 12 kHz
N = 4500
F
OSC
= 10 MHz
V
OSC
= 0.632 V
PP
ID
o
RF2 Bit = 1
PWDN RF1 Bit = 1
T
A
= +25C
(Note 11)
f
IN
RF2 = 900 MHz
f = 1 kHz Offset
F
φ
RF2
= 200 kHz
Loop Bandwidth = 12 kHz
N = 4500
F
OSC
= 10 MHz
V
OSC
= 0.632 V
PP
ID
o
RF2 Bit = 1
PWDN RF1 Bit = 1
T
A
= +25C
(Note 11)
-85.94
dBc/
Hz
LMX2336U
-85.94
dBc/
Hz
Note 4:
Some of the values in this range are illegal divide ratios (B
<
A). To obtain continuous legal division, the Minimum Divide Ratio must be calculated. Use N
P
*
(P1), where P is the value selected for the prescaler.
Note 5:
Refer to the LMX2335U and LMX2336U f
IN
Sensitivity Test Setup section
Note 6:
Refer to the LMX2335U and LMX2336U Charge Pump Test Setup section
Note 7:
Refer to the Charge Pump Current Specification Definitions for details on how these measurements are made.
Note 8:
Refer to the LMX2335U and LMX2336U OSC
in
Sensitivity Test Setup section
Note 9:
Refer to the LMX2335U and LMX2336U Serial Data Input Timing section
Note 10:
Normalized Phase Noise Contribution is defined as : L
N
(f) = L(f) 20 log (N) 10 log (F
φ
), where L(f) is defined as the single side band phase noise
measured at an offset frequency, f, in a 1 Hz bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL’s loop bandwidth, yet large enough
to avoid substantial phase noise contribution from the reference source. N is the value selected for the feedback divider and F
φ
is the RF1/RF2 phase detector
comparison frequency..
Note 11:
The synthesizer phase noise is measured with the LMX2335TMEB/LMX2335SLBEB or LMX2336TMEB/LMX2336SLBEB/LMX2336SLEEB Evaluation
boards and the HP8566B Spectrum Analyzer.
L
www.national.com
12
相關(guān)PDF資料
PDF描述
LMX2335USLBX PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2335UTM PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2335U PLLatinum Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2336 PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2336LSLB PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2336 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Dual Frequency Synthesizer for RF Personal Communications
LMX2336 WAF 制造商:Texas Instruments 功能描述:
LMX2336L 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2336LSLB 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2336LSLBX 功能描述:IC PLLANTINUM SYNTHESZR LAM CSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*