參數(shù)資料
型號(hào): LMC555CBP
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 運(yùn)動(dòng)控制電子
英文描述: CMOS Timer
中文描述: PULSE; RECTANGULAR, 3 MHz, TIMER, PBGA8
封裝: ROHS COMPLIANT, MO-211BC, SMD-8
文件頁數(shù): 5/12頁
文件大小: 318K
代理商: LMC555CBP
Application Info
MONOSTABLE OPERATION
In this mode of operation, the timer functions as a one-shot
(Figure 1). The external capacitor is initially held discharged
by internal circuitry. Upon application of a negative trigger
pulse of less than 1/3 V
S
to the Trigger terminal, the flip-flop
is set which both releases the short circuit across the capaci-
tor and drives the output high.
The voltage across the capacitor then increases exponen-
tially for a period of t
= 1.1 R
C, which is also the time that
the output stays high, at the end of which time the voltage
equals 2/3 V
. The comparator then resets the flip-flop which
in turn discharges the capacitor and drives the output to its
low state. Figure 2 shows the waveforms generated in this
mode of operation. Since the charge and the threshold level
of the comparator are both directly proportional to supply
voltage, the timing internal is independent of supply.
Reset overrides Trigger, which can override threshold.
Therefore the trigger pulse must be shorter than the desired
t
. The minimum pulse width for the Trigger is 20ns, and it is
400ns for the Reset. During the timing cycle when the output
is high, the further application of a trigger pulse will not effect
the circuit so long as the trigger input is returned high at least
10μs before the end of the timing interval. However the cir-
cuit can be reset during this time by the application of a
negative pulse to the reset terminal. The output will then re-
main in the low state until a trigger pulse is again applied.
When the reset function is not use, it is recommended that it
be connected to V
+
to avoid any possibility of false triggering.
Figure 3is a nomograph for easy determination of RC values
for various time delays.
Note:
In monstable operation, the trigger should be driven high before the
end of timing cycle.
ASTABLE OPERATION
If the circuit is connected as shown in Figure 4 (Trigger and
Threshold terminals connected together) it will trigger itself
and free run as a multivibrator. The external capacitor
charges through R
A
+ R
B
and discharges through R
B
. Thus
the duty cycle may be precisely set by the ratio of these two
resistors.
In this mode of operation, the capacitor charges and dis-
charges between 1/3 V
and 2/3 V
. As in the triggered
mode, the charge and discharge times, and therefore the fre-
quency are independent of the supply voltage.
Figure 5 shows the waveform generated in this mode of
operation.
DS008669-4
FIGURE 1. Monostable (One-Shot)
DS008669-10
V
CC
= 5V
TIME = 0.1 ms/Div.
R
A
= 9.1k
C = 0.01μF
Top Trace: Input 5V/Div.
Middle Trace: Output 5V/Div.
Bottom Trace: Capacitor Voltage 2V/Div.
FIGURE 2. Monostable Waveforms
DS008669-11
FIGURE 3. Time Delay
DS008669-5
FIGURE 4. Astable (Variable Duty Cycle Oscillator)
L
www.national.com
5
相關(guān)PDF資料
PDF描述
LMC555CBPX CMOS Timer
LMC567 Low Power Tone Decoder
LMC567CM Low Power Tone Decoder
LMC567CN Low Power Tone Decoder
LMC568 Low Power Phase-Locked Loop
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMC555CBP/NOPB 制造商:Texas Instruments 功能描述:Standard Timer Single 8-Pin uSMD T/R
LMC555CBPEVAL 功能描述:EVALUATION BOARD FOR LMC555CBP RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
LMC555CBPX 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
LMC555CBPX/NOPB 功能描述:IC OSC MONO TMING 3MHZ 8MICROSMD RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 可編程計(jì)時(shí)器和振蕩器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:45 系列:- 類型:溫度 - 補(bǔ)償晶體振蕩器(TCXO) 計(jì)數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類型:表面貼裝
LMC555CH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Timer(86.50 k)