- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄43985 > LK1001-9ERD5B2 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE PDF資料下載
參數(shù)資料
| 型號： | LK1001-9ERD5B2 |
| 元件分類： | 電源模塊 |
| 英文描述： | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| 封裝： | METAL, CASE K02, MODULE |
| 文件頁數(shù)： | 15/26頁 |
| 文件大小： | 601K |
| 代理商： | LK1001-9ERD5B2 |
Cassette Style
150 Watt AC-DC Converters
K Series
Edition 01/01.2001
22/26
Vo1+
Vo1–
D
UD
ID
Rp
Input
11007
NPN output (D5...DD):
Connector pin D is internally connected via the collector-
emitter path of a NPN transistor to the negative potential of
output 1.
UD
< 0.4 V (logic low) corresponds to a monitored
voltage level (
Ui and/or Uo1)
> U
t + Uh. The current ID
through the open collector should not exceed 20 mA. The
NPN output is not protected against external overvoltages.
UD should not exceed 40 V.
Ui, Uo1 status
D output,
UD
Ui or Uo1 < Ut
high, H,
ID ≤ 25 A at UD = 40 V
Ui and Uo1 > Ut + Uh
low, L,
UD ≤ 0.4 V at ID = 20 mA
Vo1+
Vo1–
D
UD
ID
Rp
Input
11006
Fig. 33
Option D0...D4: JFET output, ID
≤ 2.5 mA
JFET output (D0…D4):
Connector pin D is internally connected via the drain-
source path of a JFET (self-conducting type) to the negative
potential of output 1.
UD
≤ 0.4 V (logic low) corresponds to a
monitored voltage level (
Ui and/or Uo1)
<U
t. The current ID
through the JFET should not exceed 2.5 mA. The JFET is
protected by a 0.5 W Zener diode of 8.2 V against external
overvoltages.
Ui, Uo1 status
D output,
UD
Ui or Uo1 < Ut
low, L,
UD ≤ 0.4 V at ID = 2.5 mA
Ui and Uo1 > Ut + Uh
high, H,
ID ≤ 25 A at UD = 5.25 V
Fig. 34
Option D5...DD: NPN output, Uo1
≤ 40 V, I
D
≤ 20 mA
Threshold tolerances and hysteresis:
If
Ui is monitored, the internal input voltage after the input
filter and rectifier is measured. Consequently this voltage
differs from the voltage at the connector pins by the voltage
drop
U
ti across input filter and rectifier. The threshold lev-
els of the D0 and D9 options are factory adjusted at nomi-
nal output current
Io nom and at TA = 25°C. The value of Uti
depends upon the threshold level
Ut, temperature and input
current. The input current is a function of the input voltage
and the output power.
Fig. 35
Definition of Uti, DUti and DUhi (JFET output)
Table 19: D-output logic signals
Version of D
Ui < Ut resp. Uo < Ut
Ui > Ut + Uh resp. Uo > Ut
Configuration
D1, D2, D3, D4, D0
low
high
JFET
D5, D6, D7, D8, D9, DD
high
low
NPN
DUti
Uhi
UD low
UD
UD high
Ui
P
o
=
P
o
nom
P
o
=
0
P
o
=
0
Uti
P
o
=
P
o
nom
11021
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LK1001-9ERD7B2 | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK1001-9RDDT | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK1001-9RV2TB2 | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK1301-9PD5B2 | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
| LK1301-9RDD | 1-OUTPUT 150 W AC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LK100-24P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| LK100-28P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic |
| LK10051R0K-T | 功能描述:固定電感器 INDCTR STD MULTILYR 0402 1uH 10% RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| LK10051R0K-T | 制造商:TAIYO YUDEN 功能描述:Inductor Series:LF LK |
| LK10051R0K-TV | 功能描述:FIXED IND 1UH 20MA 640 MOHM SMD 制造商:taiyo yuden 系列:LK 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:多層 材料 - 磁芯:- 電感:1μH 容差:±10% 額定電流:20mA 屏蔽:無屏蔽 DC 電阻（DCR）:640 毫歐 不同頻率時的 Q 值:20 @ 10MHz 頻率 - 自諧振:60MHz 等級:AEC-Q200 工作溫度:-40°C ~ 85°C 頻率 - 測試:10MHz 安裝類型:表面貼裝 封裝/外殼:0402（1005 公制） 供應(yīng)商器件封裝:0402（1005 公制） 大小/尺寸:0.039" 長 x 0.020" 寬（1.00mm x 0.50mm） 高度 - 安裝（最大值）:0.022"（0.55mm） 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。