- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369759 > LH28F016SCHT-L90 EEPROM PDF資料下載
參數(shù)資料
| 型號： | LH28F016SCHT-L90 |
| 元件分類： | EEPROM |
| 英文描述： | EEPROM |
| 中文描述： | EEPROM的 |
| 文件頁數(shù)： | 34/56頁 |
| 文件大?。?/td> | 373K |
| 代理商： | LH28F016SCHT-L90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
- 34 -
LH28F160S5-L/S5H-L
RY/BY# mode) will remain low until the reset
operation is complete. Then, the operation will abort
and the device will enter deep power-down. The
aborted operation may leave data partially altered.
Therefore, the command sequence must be
repeated after normal operation is restored. Device
power-off or RP# transitions to V
IL
clear the status
register.
The CUI latches commands issued by system
software and is not altered by V
PP
or CE#
transitions or WSM actions. Its state is read array
mode upon power-up, after exit from deep power-
down or after V
CC
transitions below V
LKO
.
After block erase, full chip erase, (multi) word/byte
write or block lock-bit configuration, even after V
PP
transitions down to V
PPLK
, the CUI must be placed
in read array mode via the Read Array command if
subsequent access to the memory array is desired.
5.6
The device is designed to offer protection against
accidental block and full chip erasure, (multi)
word/byte writing or block lock-bit configuration
during power transitions. Upon power-up, the
device is indifferent as to which power supply (V
PP
or V
CC
) powers-up first. Internal circuitry resets the
CUI to read array mode at power-up.
Power-Up/Down Protection
A system designer must guard against spurious
writes for V
CC
voltages above V
LKO
when V
PP
is
active. Since both WE# and CE# must be low for a
command write, driving either to V
IH
will inhibit
writes. The CUI’s two-step command sequence
architecture provides added level of protection
against data alteration.
In-system block lock and unlock capability prevents
inadvertent data alteration. The device is disabled
while RP# = V
IL
regardless of its control inputs
state.
5.7
When designing portable systems, designers must
consider battery power consumption not only during
device operation, but also for data retention during
system idle time. Flash memory’s nonvolatility
increases usable battery life because data is
retained when system power is removed.
Power Consumption
In addition, deep power-down mode ensures
extremely low power consumption even when
system power is applied. For example, portable
computing products and other power sensitive
applications that use an array of devices for solid-
state storage can consume negligible power by
lowering RP# to V
IL
standby or sleep modes. If
access is again needed, the devices can be read
following the t
PHQV
and t
PHWL
wake-up cycles
required after RP# is first raised to V
IH
. See
Section
6.2.4 through 6.2.6
"
AC CHARACTERISTICS -
READ-ONLY and WRITE OPERATIONS"
and
Fig. 15
,
Fig. 16
,
Fig. 17
and
Fig. 18
for more
information.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH28F016SCHT-L95 | EEPROM|FLASH|2MX8|CMOS|TSSOP|40PIN|PLASTIC |
| LH28F016SCN-L12 | Flash ROM |
| LH28F016SCN-L95 | EEPROM|FLASH|2MX8|CMOS|SOP|44PIN|PLASTIC |
| LH28F016SCR-L100 | EEPROM |
| LH28F016SCR-L12 | x8 Flash EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH28F016SCHT-L95 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM|FLASH|2MX8|CMOS|TSSOP|40PIN|PLASTIC |
| LH28F016SCHT-ZN | 制造商:Sharp Microelectronics Corporation 功能描述:FLASH MEMORY |
| LH28F016SC-L | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:16 M-bit (2 MB x 8) SmartVoltage Flash Memories |
| LH28F016SCN-L12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Flash ROM |
| LH28F016SCN-L95 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM|FLASH|2MX8|CMOS|SOP|44PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。