- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377639 > LFX500C-3F900I (Lattice Semiconductor Corporation) Circular Connector; No. of Contacts:26; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:16-26 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | LFX500C-3F900I |
| 廠商： | Lattice Semiconductor Corporation |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; No. of Contacts:26; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:16-26 RoHS Compliant: No |
| 中文描述： | 在ispXPGA架構(gòu) |
| 文件頁(yè)數(shù)： | 26/89頁(yè) |
| 文件大?。?/td> | 941K |
| 代理商： | LFX500C-3F900I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)
Lattice Semiconductor
ispXPGA Family Data Sheet
26
Figure 22. LVPECL Driver with Three Resistor Pack
ispXPGA External Switching Characteristics
Over Recommended Operating Conditions
Parameter
Description
Conditions
-4
-3
Units
Min.
Max.
Min.
Max.
t
CO
t
S
t
H
t
SINDLY
t
HINDLY
t
COPLL
Global Clock Input to Output PIO Output Register
—
7.1
—
8.2
ns
Global Clock Input Setup
PIO Input Register without input delay
-2.7
—
-2.3
—
ns
Global Clock Input Hold
PIO Input Register without input delay
4.6
—
5.3
—
ns
Global Clock Input Setup
PIO Input Register with input delay
3.8
—
4.4
—
ns
Global Clock Input Hold
PIO Input Register with input delay
0.0
—
0.0
—
Global Clock Input to Output PIO Output Register using PLL without delay
—
3.3
—
3.8
ns
t
SPLL
Global Clock Input Setup
PIO Input Register without input delay using
PLL without delay
1.1
—
1.3
—
ns
t
HPLL
Global Clock Input Hold
PIO Input Register without input delay using
PLL without delay
0.8
—
1.0
—
ns
t
SINDLYPLL
Global Clock Input Setup
PIO Input Register with input delay using PLL
without delay
7.6
—
8.8
—
ns
t
HINDLYPLL
Global Clock Input Hold
PIO Input Register with input delay using PLL
without delay
-4.6
—
-4.0
—
ns
Zo
Zo
Rs
R
D
A
Rs
to LVPECL
differential
receiver
1/4 of Bourns P/N
CAT 16-PC4F12
ispXPGA
LVPECL Buffer
R
T
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LFX1200C-3F900I | The ispXPGA architecture |
| LFX200C-4F900C | Circular Connector; Body Material:Aluminum Alloy; Series:MS3112; No. of Contacts:8; Connector Shell Size:16; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle; Circular Contact Gender:Pin RoHS Compliant: No |
| LFX500C-4F900C | PT 8C 8#16 SKT RECP |
| LFX125B-3F900C | The ispXPGA architecture |
| LFX200B-3F900C | The ispXPGA architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LFX500C-3FE680C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX500C-3FE680I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX500C-3FH516C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX500C-3FH516I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX500C-3FN256C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。