- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄377639 > LFX1200B-4F900C (Lattice Semiconductor Corporation) The ispXPGA architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | LFX1200B-4F900C |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | The ispXPGA architecture |
| 中文描述： | 在ispXPGA架構(gòu) |
| 文件頁(yè)數(shù)： | 42/89頁(yè) |
| 文件大?。?/td> | 941K |
| 代理商： | LFX1200B-4F900C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)
Lattice Semiconductor
ispXPGA Family Data Sheet
42
HSI
m
A_CDRRST, HSI
m
B_CDRRST
HSI
m
A_EXLOSS, HSI
m
B_EXLOSS
HSI
m
_CSLOCK, HSI
m
_CSLOCK
sysHSI Block (Source Synchronous Mode)
6
Input
CDR Reset
Input
External loss indicates data on SIN is invalid, forces LOSS to “1”
Internal Signal Indicates when the CSPLL circuit is locked
SS_CLKIN0P, SS_CLKIN1P
Input
P-side of differential clock input
SS_CLKIN0N, SS_CLKIN1N
Input
N-side of differential clock input
SS_CLKOUT0P, SS_CLKOUT1P
Output
P-side of differential clock output
SS_CLKOUT0N, SS_CLKOUT1N
Output
N-side of differential clock output
CAL0, CAL1
Input
Initiates source synchronous calibration sequence
1. x is a variable for the I/O number.
2. y is a variable for the I/O Bank.
3. z is a variable for the PLL number.
4. m is a variable for the sysHSI block number.
5. A and B refer to the sysHSI block channels.
6. 0 and 1 refer to Source Synchronous group 0 and 1
7. n is a variable for the GCLK and Input number
8. See Logic Signal Connections Table for differential pairing.
Signal Descriptions
1
(Continued)
Signal Name
Signal Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LFX125C-4F900C | The ispXPGA architecture |
| LFX200C-4F900I | The ispXPGA architecture |
| LFX500B-3F900I | The ispXPGA architecture |
| LFX1200B-3F900I | The ispXPGA architecture |
| LFX1200B-4F900I | The ispXPGA architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LFX1200B-4F900I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:The ispXPGA architecture |
| LFX1200B-4FE680C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX1200B-4FE680I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX1200B-4FH516C | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
| LFX1200B-4FH516I | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:ispXPGA Family |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。