參數(shù)資料
型號: LFECP20E-3F672C
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: FPGA
英文描述: LatticeECP/EC Family Data Sheet
中文描述: FPGA, 2464 CLBS, 19700 GATES, 420 MHz, PBGA672
封裝: 27 X 27 MM, FPBGA-672
文件頁數(shù): 56/117頁
文件大?。?/td> 557K
代理商: LFECP20E-3F672C
3-20
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Lattice Semiconductor
LatticeECP/EC Family Timing Adders
1, 2, 3
Over Recommended Operating Conditions
Buffer Type
Description
-5
-4
-3
Units
Input Adjusters
LVDS25
BLVDS25
LVPECL33
HSTL18_I
HSTL18_II
HSTL18_III
HSTL18D_I
HSTL18D_II
HSTL18D_III
HSTL15_I
HSTL15_III
HSTL15D_I
HSTL15D_III
SSTL33_I
SSTL33_II
SSTL33D_I
SSTL33D_II
SSTL25_I
SSTL25_II
SSTL25D_I
SSTL25D_II
SSTL18_I
SSTL18D_I
LVTTL33
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
PCI33
Output Adjusters
LVDS25E
LVDS25
BLVDS25
LVPECL33
HSTL18_I
HSTL18_II
HSTL18_III
HSTL18D_I
HSTL18D_II
HSTL18D_III
LVDS
BLVDS
LVPECL
HSTL_18 class I
HSTL_18 class II
HSTL_18 class III
Differential HSTL 18 class I
Differential HSTL 18 class II
Differential HSTL 18 class III
HSTL_15 class I
HSTL_15 class III
Differential HSTL 15 class I
Differential HSTL 15 class III
SSTL_3 class I
SSTL_3 class II
Differential SSTL_3 class I
Differential SSTL_3 class II
SSTL_2 class I
SSTL_2 class II
Differential SSTL_2 class I
Differential SSTL_2 class II
SSTL_18 class I
Differential SSTL_18 class I
LVTTL
LVCMOS 3.3
LVCMOS 2.5
LVCMOS 1.8
LVCMOS 1.5
LVCMOS 1.2
PCI
0.41
0.41
0.50
0.41
0.41
0.41
0.37
0.37
0.37
0.40
0.40
0.37
0.37
0.46
0.46
0.39
0.39
0.43
0.43
0.38
0.38
0.40
0.37
0.07
0.07
0.00
0.07
0.24
1.27
0.07
0.50
0.50
0.60
0.49
0.49
0.49
0.44
0.44
0.44
0.48
0.48
0.44
0.44
0.55
0.55
0.47
0.47
0.51
0.51
0.45
0.45
0.48
0.44
0.09
0.09
0.00
0.09
0.29
1.52
0.09
0.58
0.58
0.70
0.57
0.57
0.57
0.52
0.52
0.52
0.56
0.56
0.51
0.51
0.64
0.64
0.55
0.55
0.60
0.60
0.53
0.53
0.56
0.51
0.10
0.10
0.00
0.10
0.33
1.77
0.10
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
LVDS 2.5 E
LVDS 2.5
BLVDS 2.5
LVPECL 3.3
HSTL_18 class I
HSTL_18 class II
HSTL_18 class III
Differential HSTL 18 class I
Differential HSTL 18 class II
Differential HSTL 18 class III
-0.03
-0.59
0.18
0.05
-0.25
-0.09
0.00
-0.25
-0.09
0.00
-0.04
-0.71
0.22
0.06
-0.30
-0.11
0.01
-0.30
-0.11
0.01
-0.04
-0.83
0.26
0.07
-0.35
-0.13
0.01
-0.35
-0.13
0.01
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
相關PDF資料
PDF描述
LFEC40E-3F672C LatticeECP/EC Family Data Sheet
LFECP40E-3F672C LatticeECP/EC Family Data Sheet
LFEC1E-3F672I LatticeECP/EC Family Data Sheet
LFECP1E-3F672I LatticeECP/EC Family Data Sheet
LFEC3E-3F672I LatticeECP/EC Family Data Sheet
相關代理商/技術參數(shù)
參數(shù)描述
LFECP20E-3F672I 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7 LUT 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFECP20E-3F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP20E-3F900I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP20E-3FN256C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP20E-3FN256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet