參數(shù)資料
型號: LFEC6E-5T100C
廠商: Lattice Semiconductor Corporation
英文描述: Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-TVSOP -40 to 85
中文描述: LatticeECP / EC的系列數(shù)據(jù)手冊
文件頁數(shù): 30/117頁
文件大?。?/td> 557K
代理商: LFEC6E-5T100C
2-27
Architecture
Lattice Semiconductor
LatticeECP/EC Family Data Sheet
Figure 2-31. DQS Local Bus.
Figure 2-32. DLL Calibration Bus and DQS/DQS Transition Distribution
DI
CLKI
CEI
DQS
PIO
GSR
DQS
Input
Register Block
( 5 Flip Flops)
To Sync.
Reg.
To DDR
Reg.
DQS
Strobe
PAD
DDR
Datain
PAD
sysIO
Buffer
DI
sysIO
Buffer
PIO
DQSDEL
Polarity Control
Logic
DQS
Calibration Bus
from DLL
Delay
Control
Bus
Polarity
Control
Bus
DQS
Bus
DLL
DLL
Polarity Control Bus
DQS Bus
Delay Control Bus
相關(guān)PDF資料
PDF描述
LFEC6E-5T100I Octal D-type Edge-Triggered Flip-Flops With 3-State Outputs 20-SOIC -40 to 85
LFECP33E-4F256I 12-Bit, 400 kSPS ADC, Serial Out, TMS320 Compatible (up to 10MHz), Single Ch. Pseudo-differential 8-SOIC -40 to 85
LFECP33E-4F484C LatticeECP/EC Family Data Sheet
LFECP33E-4F484I 12-Bit, 400 kSPS ADC, Serial Out, TMS320 Compatible (up to 10MHz), Single Ch. Pseudo-differential 8-MSOP -40 to 85
LFECP33E-4F672C LatticeECP/EC Family Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC6E-5T100I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5T144C 功能描述:FPGA - 現(xiàn)場可編程門陣列 6.1 LUT 97 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC6E-5T144I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5TN100C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC6E-5TN100I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet