Figure 3-12. sysCONFIG Parallel Port Read Cycle Figure 3-13. sysCONFIG" />
參數(shù)資料
型號: LFEC20E-3FN672C
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 123/163頁
文件大?。?/td> 0K
描述: IC FPGA 19.7KLUTS 400I/O 672-BGA
標(biāo)準(zhǔn)包裝: 40
系列: EC
邏輯元件/單元數(shù): 19700
RAM 位總計: 434176
輸入/輸出數(shù): 400
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 672-BBGA
供應(yīng)商設(shè)備封裝: 672-FPBGA(27x27)
3-26
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Figure 3-12. sysCONFIG Parallel Port Read Cycle
Figure 3-13. sysCONFIG Parallel Port Write Cycle
CCLK
1
CS1N
CSN
WRITEN
BUSY
D[0:7]
t
SUCS
t
HCS
t
SUWD
t
CORD
t
DCB
t
HWD
t
BSCYC
t
BSCH
t
BSCL
1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.
Byte 0
Byte 1
Byte 2
Byte n
CCLK
1
CS1N
CSN
WRITEN
BUSY
D[0:7]
t
SUCS
t
HCS
t
SUWD
t
HCBDI
t
DCB
t
HWD
t
BSCYC
t
BSCH
t
BSCL
t
SUCBDI
Byte 0
Byte 1
Byte 2
Byte n
1. In Master Parallel Mode the FPGA provides CCLK. In Slave Parallel Mode the external device provides CCLK.
相關(guān)PDF資料
PDF描述
HMC43DREH-S734 CONN EDGECARD 86POS .100 EYELET
HSC50DRTF-S13 CONN EDGECARD 100PS .100 EXTEND
LFECP20E-3FN484C IC FPGA 19.7KLUTS 484FPBGA
HMC50DRTF-S13 CONN EDGECARD 100PS .100 EXTEND
HSC50DREF-S13 CONN EDGECARD 100PS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC20E-3FN672I 功能描述:FPGA - 現(xiàn)場可編程門陣列 19.7K LUTs 400 IO 1. 2V -3 Spd I RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC20E-3Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-3Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-3QN208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-3QN208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet