參數(shù)資料
型號: LFEC15E-3F256C
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: FPGA
英文描述: LatticeECP/EC Family Data Sheet
中文描述: FPGA, 1920 CLBS, 15400 GATES, 420 MHz, PBGA256
封裝: 17 X 17 MM, FPBGA-256
文件頁數(shù): 64/117頁
文件大?。?/td> 557K
代理商: LFEC15E-3F256C
4-2
Pinout Information
Lattice Semiconductor
LatticeECP/EC Family Data Sheet
TDI
I
Test Data in pin. Used to load data into device using 1149.1 state machine.
After power-up, this TAP port can be activated for con
fi
guration by sending
appropriate command. (Note: once a con
fi
guration port is selected it is
locked. Another con
fi
guration port cannot be selected until the power-up
sequence). Pull-up is enabled during con
fi
guration.
Output pin. Test Data out pin used to shift data out of device using 1149.1.
V
CCJ
- The power supply pin for JTAG Test Access Port.
TDO
V
CCJ
Con
fi
guration Pads
(used during sysCONFIG)
O
CFG[2:0]
I
Mode pins used to specify con
fi
guration modes values latched on rising edge
of INITN. During con
fi
guration, a pull-up is enabled. These are dedicated
pins.
Open Drain pin. Indicates the FPGA is ready to be con
fi
gured. During con
fi
g-
uration, a pull-up is enabled. It is a dedicated pin.
Initiates con
fi
guration sequence when asserted low. This pin always has an
active pull-up. This is a dedicated pin.
Open Drain pin. Indicates that the con
fi
guration sequence is complete, and
the startup sequence is in progress. This is a dedicated pin.
Con
fi
guration Clock for con
fi
guring an FPGA in sysCONFIG mode.
Read control command in SPI3 or SPIX mode.
sysCONFIG chip select (Active low). During con
fi
guration, a pull-up is
enabled.
sysCONFIG chip select (Active low). During con
fi
guration, a pull-up is
enabled.
Write Data on Parallel port (Active low).
sysCONFIG Port Data I/O.
Output for serial con
fi
guration data (rising edge of CCLK) when using
sysCONFIG port.
Input for serial con
fi
guration data (clocked with CCLK) when using sysCON-
FIG port. During con
fi
guration, a pull-up is enabled.
INITN
I/O
PROGRAMN
I
DONE
I/O
CCLK
BUSY/SISPI
I/O
I/O
CSN
I
CS1N
I
WRITEN
D[7:0]/SPID[0:7]
I
I/O
DOUT/CSON
O
DI/CSSPIN
I
Signal Descriptions (Cont.)
Signal Name
I/O
Descriptions
相關(guān)PDF資料
PDF描述
LFEC15E-3F256I LatticeECP/EC Family Data Sheet
LFEC15E-3F484I LatticeECP/EC Family Data Sheet
LFEC15E-3F900I LatticeECP/EC Family Data Sheet
LFEC15E-3T100C LatticeECP/EC Family Data Sheet
LFEC15E-3T100I LatticeECP/EC Family Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC15E-3F256I 功能描述:FPGA - 現(xiàn)場可編程門陣列 15.4K LUTs 195 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC15E-3F484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 15.4K LUTs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC15E-3F484I 功能描述:FPGA - 現(xiàn)場可編程門陣列 15.4K LUTs 352 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC15E-3F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-3F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet