參數(shù)資料
型號: LFEC10E-5F256I
廠商: Lattice Semiconductor Corporation
英文描述: LatticeECP/EC Family Data Sheet
中文描述: LatticeECP / EC的系列數(shù)據(jù)手冊
文件頁數(shù): 51/117頁
文件大?。?/td> 557K
代理商: LFEC10E-5F256I
3-15
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
Lattice Semiconductor
LatticeECP/EC Internal Timing Parameters
1
Over Recommended Operating Conditions
Parameter
PFU/PFF Logic Mode Timing
t
LUT4_PFU
t
LUT6_PFU
t
LSR_PFU
t
SUM_PFU
t
HM_PFU
t
SUD_PFU
t
HD_PFU
Description
-5
-4
-3
Units
Min.
Max.
Min.
Max.
Min.
Max.
LUT4 delay (A to D inputs to F output)
LUT6 delay (A to D inputs to OFX output)
Set/Reset to output of PFU
Clock to Mux (M0,M1) input setup time
Clock to Mux (M0,M1) input hold time
Clock to D input setup time
Clock to D input hold time
Clock to Q delay, D-type register con
fi
gura-
tion
Clock to Q delay latch con
fi
guration
D to Q throughput delay when latch is
enabled
PFU Memory Mode Timing
t
CORAM_PFU
Clock to Output
t
SUDATA_PFU
Data Setup Time
t
HDATA_PFU
Data Hold Time
t
SUADDR_PFU
Address Setup Time
t
HADDR_PFU
Address Hold Time
t
SUWREN_PFU
Write/Read Enable Setup Time
t
HWREN_PFU
Write/Read Enable Hold Time
PIC Timing
PIO Input/Output Buffer Timing
t
IN_PIO
Input Buffer Delay
t
OUT_PIO
Output Buffer Delay
IOLOGIC Input/Output Timing
Input Register Setup Time (Data Before
Clock)
t
HI_PIO
Input Register Hold Time (Data after Clock)
t
COO_PIO
Output Register Clock to Output Delay
t
SUCE_PIO
Input Register Clock Enable Setup Time
t
HCE_PIO
Input Register Clock Enable Hold Time
t
SULSR_PIO
Set/Reset Setup Time
t
HLSR_PIO
Set/Reset Hold Time
EBR Timing
t
CO_EBR
Clock to output from Address or Data
t
COO_EBR
Clock to output from EBR output Register
t
SUDATA_EBR
Setup Data to EBR Memory
t
HDATA_EBR
Hold Data to EBR Memory
t
SUADDR_EBR
Setup Address to EBR Memory
t
HADDR_EBR
Hold Address to EBR Memory
t
SUWREN_EBR
Setup Write/Read Enable to PFU Memory
-
-
-
0.25
0.55
0.81
-
-
-
-
0.43
-
-
-
0.31
0.66
0.98
-
-
-
-
0.51
-
-
-
0.36
0.77
1.14
-
-
-
-
0.60
ns
ns
ns
ns
ns
ns
ns
0.08
-0.06
0.11
-0.04
-
0.10
-0.07
0.14
-0.04
-
0.11
-0.08
0.16
-0.05
-
t
CK2Q_PFU
ns
t
LE2Q_PFU
-
-
0.54
0.50
-
-
0.65
0.60
-
-
0.76
0.69
ns
t
LD2Q_PFU
ns
-
0.43
-
-
-
-
-
-
-
0.51
-
-
-
-
-
-
-
0.60
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
-0.25
-0.06
-0.66
-0.27
-0.30
-0.21
-0.30
-0.07
-0.79
-0.33
-0.36
-0.25
-0.34
-0.08
-0.92
-0.38
-0.42
-0.29
-
-
0.56
2.07
-
-
0.67
2.49
-
-
0.78
2.90
ns
ns
t
SUI_PIO
-
0.12
-
0.14
-
0.17
ns
-
-
-
-
-0.09
0.82
-0.02
0.12
-
-
-
-
-
-
-0.11
0.98
-0.02
0.14
-
-
-
-
-
-
-0.13
1.15
-0.03
0.17
-
-
ns
ns
ns
ns
ns
ns
0.10
-0.24
0.12
-0.29
0.14
-0.34
-
-
3.82
0.74
-
-
-
-
-
-
-
4.58
0.88
-
-
-
-
-
-
-
5.34
1.03
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
-0.34
0.37
-0.34
0.37
-0.22
-0.41
0.44
-0.41
0.45
-0.26
-0.48
0.52
-0.48
0.52
-0.30
相關PDF資料
PDF描述
LFEC20E-3T144C LatticeECP/EC Family Data Sheet
LFEC20E-3T144I LatticeECP/EC Family Data Sheet
LFEC20E-4F256C LatticeECP/EC Family Data Sheet
LFEC20E-4F256I LatticeECP/EC Family Data Sheet
LFEC20E-4F484C LatticeECP/EC Family Data Sheet
相關代理商/技術參數(shù)
參數(shù)描述
LFEC10E-5F484C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10.2K LUTs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC10E-5F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC10E-5F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC10E-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC10E-5F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet