- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39192 > LC89052T SPECIALTY CONSUMER CIRCUIT, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | LC89052T |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| 封裝： | 0.225 INCH, TSSOP-24 |
| 文件頁數(shù)： | 3/42頁 |
| 文件大?。?/td> | 482K |
| 代理商： | LC89052T |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
LC89052T
No.7457-11/42
8.3 Clocks
8.3.1 PLL (LPF)
The LC89052T incorporates a VCO (Voltage Controlled Oscillator) that can synchronize with sampling frequencies
of 30kHz to 195kHz.
The locking frequency is selected with PLLCK[1:0]. The VCO circuit can be stopped with PLLOPR.
The range of input data that can be received differs depending on the settings of PLLCK[1:0].
The (512/2)fs for the PLLCK[1:0] = "11" in the table below is the state where the PLL itself is synchronized with the
512fs clock, but the clock signal output from the CKOUT pin is 1/2 of the PLL locked frequency, which is 256fs.
See the chapter on the of output clock for further information.
We recommend the 256fs setting with PLLCK[1:0] = "00" for the systems such as portable equipment that need to
restrain the consumption electric power. We also recommend the 512fs setting with PLLCK[1:0] = "10" or the
(512/2)fs with PLLCK[1:0] = "11" for the systems such as AV amplifiers that require improved performance.
Table 8.3 Input Data Reception Ranges and PLL Lock Frequency Settings
PLLCK1
PLLCK0
PLL lock frequency
Input data reception range
0
256fs
30k to 195kHz
0
1
384fs
30k to 108kHz
1
0
512fs
30k to 108kHz
1
(512/2)fs
30k to 108kHz
LPF is the PLL loop filter connection pin. Use the correct recommended resistance and capacitance as values listed in
the table below according to the PLLCK[1:0] settings.
PLLCK1
PLLCK0
R0
C0
C1
0
1
150
0.047
F
0.0068
F
1
0
1
150
0.068
F
0.0047
F
Figure 8.2 PLL Loop Filter Configuration
LPF
R0
C0
C1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC89060M | PARALLEL, WORD INPUT LOADING, 6-BIT DAC, PDSO20 |
| LC89060 | PARALLEL, WORD INPUT LOADING, 6-BIT DAC, PDIP16 |
| LC89066 | 1-CH 6-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP16 |
| LC89066M | 1-CH 6-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO20 |
| LC89080 | TRIPLE, PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PDIP42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC89052TA-E | 功能描述:音頻發(fā)送器、接收器、收發(fā)器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數(shù)量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝: |
| LC89052TA-TLM-E | 功能描述:音頻發(fā)送器、接收器、收發(fā)器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數(shù)量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝: |
| LC89052THS-E | 制造商:ON Semiconductor 功能描述:AUDIO I/F RECEIVER |
| LC890561W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Digital Audio Interface Receiver with Built-in Data Buffer Memory |
| LC890561W-E | 功能描述:音頻發(fā)送器、接收器、收發(fā)器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數(shù)量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。